Advertisement
Published in:
2023 | OriginalPaper | Chapter
Design, Development, and Integration of DMA Controller for Open-Power-Based Processor SOC
Authors : Gannera Mamatha, M. N. Giriprasad, Sharan Kumar
Published in: Smart Trends in Computing and Communications
Publisher: Springer Nature Singapore
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
Abstract
While the processor is momentarily disabled or busy performing other orders in parallel, the Direct Memory Access (DMA) technology allows direct access to peripherals and memory. DMA gets control of the buses to transfer the data directly to the I/O devices. DMA completes the data transfer to all peripherals without the interference of the processor. The DMA controller supports eight channels with 32-bit data transfer, and it has an interface toward user logic for data read and write. The channel assignment is done based on priority. This project proposes to design, develop, and integrate DMA controller for open-power processor A2O core-based fabless SoC through AXI4 interface. The methodology used for designing is as follows: design state machines, develop Verilog HDL code, simulate using ModelSim Questa®, and synthesis using Vivado Design Suite-Xilinx®.