Skip to main content
Top
Published in: Cluster Computing 3/2019

15-01-2018

Designing low power magentic flip flop in 45 nm FDSOI technology for large scale cluster based engineering application

Authors: K. Sakthimurugan, K. Geetha

Published in: Cluster Computing | Special Issue 3/2019

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

An enhanced nonvolatile magnetic flip-flop is introduced in this paper. Spin torque transfer magnetic tunnel junction (MTJ) with the breakdown concept is used to design FDSOI circuit, which is implemented with 45 nm. The proposed flip-flop structure named enhanced nonvolatile magnetic flip-flop which uses the power retention technique in order to control the leakage power Large Scale Cluster based Engineering Application. The proposed design requires less design effort and offers greater power reduction up to 75 % and smaller area cost than the existing method.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Kao, J.T., Chandrakasan, A.P.: Dual-threshold voltage techniques for low-power digital circuits. IEEE J. Solid-State Circuits 35(7), 1009–1018 (2000)CrossRef Kao, J.T., Chandrakasan, A.P.: Dual-threshold voltage techniques for low-power digital circuits. IEEE J. Solid-State Circuits 35(7), 1009–1018 (2000)CrossRef
2.
go back to reference Narendra, S., Keshavarzi, A., Bloechel, B.A., Borkar, S., De, V.: Forward body bias for microprocessors in 130-nm technology generation and beyond. IEEE J. Solid-State Circuits 38, 696–701 (2003)CrossRef Narendra, S., Keshavarzi, A., Bloechel, B.A., Borkar, S., De, V.: Forward body bias for microprocessors in 130-nm technology generation and beyond. IEEE J. Solid-State Circuits 38, 696–701 (2003)CrossRef
3.
go back to reference Lackey, D.E. et al.: Managing power and performance for system-onchip designs using voltage islands. In: IEEE/ACM International Conference on Computer Aided Design, ICCAD 2002, pp. 195–202, 10–14 November, 2002 Lackey, D.E. et al.: Managing power and performance for system-onchip designs using voltage islands. In: IEEE/ACM International Conference on Computer Aided Design, ICCAD 2002, pp. 195–202, 10–14 November, 2002
4.
go back to reference Srinivasulu, P., Rao, K.S., Babu, B.A.: Low power design techniques for CMOS circuits & systems. Int. J. Recent Trends Eng. Technol. 4(4) (2010) Srinivasulu, P., Rao, K.S., Babu, B.A.: Low power design techniques for CMOS circuits & systems. Int. J. Recent Trends Eng. Technol. 4(4) (2010)
5.
go back to reference Subramanyan, B.D., Nunnez, A.: Analysis of sub threshold leakage reduction in CMOS digital circuits. In: Proceedings of the 13th NASA VLSI Symposium, June, pp. 5–6 (2007) Subramanyan, B.D., Nunnez, A.: Analysis of sub threshold leakage reduction in CMOS digital circuits. In: Proceedings of the 13th NASA VLSI Symposium, June, pp. 5–6 (2007)
6.
go back to reference Aswath, A.R., Puttaaraju, M., Kalpana, A.B.: An implementations of integral low power techniques for modern cell-based VLSI designs. Int. J. Comput. Electr. Eng. 3(3), 394 (2011)CrossRef Aswath, A.R., Puttaaraju, M., Kalpana, A.B.: An implementations of integral low power techniques for modern cell-based VLSI designs. Int. J. Comput. Electr. Eng. 3(3), 394 (2011)CrossRef
7.
go back to reference Karimi, G., Alimoradi, A.: Multi-purpose technique to decrease leakage power in VLSI circuits. Can. J. Electric. Electron. Eng. 2(3), 71–74 (2011) Karimi, G., Alimoradi, A.: Multi-purpose technique to decrease leakage power in VLSI circuits. Can. J. Electric. Electron. Eng. 2(3), 71–74 (2011)
8.
go back to reference Priya, M.G, Baskaran, K., Krishnaveni, D.: A novel leakage power reduction technique for CMOS VLSI circuits. Int. J. Appl. Eng. Res. 2(2) (2011) Priya, M.G, Baskaran, K., Krishnaveni, D.: A novel leakage power reduction technique for CMOS VLSI circuits. Int. J. Appl. Eng. Res. 2(2) (2011)
9.
go back to reference Hu, C.: Device and technology impact on low power electronics. Low Power Design Methodologies, pp. 21–36. Kluwer Academic, Boston (1996)CrossRef Hu, C.: Device and technology impact on low power electronics. Low Power Design Methodologies, pp. 21–36. Kluwer Academic, Boston (1996)CrossRef
10.
go back to reference Rabaey, J.: Digital Integrated Circuits: A Design Perspective. Wesley, Reading, MA (1993) Rabaey, J.: Digital Integrated Circuits: A Design Perspective. Wesley, Reading, MA (1993)
11.
go back to reference Alam, M.A., Weir, B.E., Silverman, P.J.: A study of soft and hard breakdown—Part I: analysis of statistical percolation conductance. In: IEEE Transactions on Electron Devices, vol. 49, No. 2 (2002)CrossRef Alam, M.A., Weir, B.E., Silverman, P.J.: A study of soft and hard breakdown—Part I: analysis of statistical percolation conductance. In: IEEE Transactions on Electron Devices, vol. 49, No. 2 (2002)CrossRef
12.
go back to reference Kuhnt, Sonja: Breakdown concepts for contingency tables. Springer, Upper Saddle River (2009)MATH Kuhnt, Sonja: Breakdown concepts for contingency tables. Springer, Upper Saddle River (2009)MATH
13.
go back to reference Cai, H., Wang, Y., de Barros Naviner, L.A., Zhao, W.: Breakdown analysis of magnetic flip-flop with 28nm UTBB FDSOI technology. In: IEEE Transactions on Device and Materials Reliability (2016) Cai, H., Wang, Y., de Barros Naviner, L.A., Zhao, W.: Breakdown analysis of magnetic flip-flop with 28nm UTBB FDSOI technology. In: IEEE Transactions on Device and Materials Reliability (2016)
14.
go back to reference Nanoti, N.G., Gawande, P.D.: Design approach towards high performance memory of 6 transistors SRAM cell using 45nm CMOS technology. Int J Innov Res Electr. Electron. Instrum. Control Eng. 2(2) (2014) Nanoti, N.G., Gawande, P.D.: Design approach towards high performance memory of 6 transistors SRAM cell using 45nm CMOS technology. Int J Innov Res Electr. Electron. Instrum. Control Eng. 2(2) (2014)
15.
go back to reference Gupta, I., Arora, N., Singh, B.P.: Analysis of several 2:1 multiplexer circuits at 90nm and 45nm technologies. Int. J. Sci. Res. Publ. 2(2), February 2012 ISSN 2250-3153 Gupta, I., Arora, N., Singh, B.P.: Analysis of several 2:1 multiplexer circuits at 90nm and 45nm technologies. Int. J. Sci. Res. Publ. 2(2), February 2012 ISSN 2250-3153
16.
go back to reference Ramani, G., Geetha, K.: An efficient code compression for MIPS32 processor using dictionary and bit-mask based static and dynamic frequency algorithm & COMPEL. Int. J. Comput. Math. Electr. Electron. Eng. 35(5) (2016) Ramani, G., Geetha, K.: An efficient code compression for MIPS32 processor using dictionary and bit-mask based static and dynamic frequency algorithm & COMPEL. Int. J. Comput. Math. Electr. Electron. Eng. 35(5) (2016)
17.
go back to reference Sangeetha, B., Geetha, K.: Performance evaluation of conventional and intelligent controller based shunt active filter. IET Digital Library (2013) Sangeetha, B., Geetha, K.: Performance evaluation of conventional and intelligent controller based shunt active filter. IET Digital Library (2013)
Metadata
Title
Designing low power magentic flip flop in 45 nm FDSOI technology for large scale cluster based engineering application
Authors
K. Sakthimurugan
K. Geetha
Publication date
15-01-2018
Publisher
Springer US
Published in
Cluster Computing / Issue Special Issue 3/2019
Print ISSN: 1386-7857
Electronic ISSN: 1573-7543
DOI
https://doi.org/10.1007/s10586-018-1704-3

Other articles of this Special Issue 3/2019

Cluster Computing 3/2019 Go to the issue

Premium Partner