Skip to main content
Top

2010 | OriginalPaper | Chapter

2. Extreme Statistics in Memories

Author : Amith Singhee

Published in: Extreme Statistics in Nanoscale Memory Design

Publisher: Springer US

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Memory design specifications typically include yield requirements, apart from performance and power requirements. These yield requirements are usually specified for the entire memory array at some supply voltage and temperature conditions. For example, the designer may be comfortable with an array failure probability of one in a thousand at 100°C and 1 V supply; i.e., F f,array ≤ 10−3. However, how does this translate to a yield requirement for the memory cell? What is the maximum cell failure probability, F f,cell, allowed so as to satisfy this array failure probability requirement? We will answer these questions and in the process understand the relevance of extreme statistics in memory design.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Joshi B, Anand RK, Berg C, Cruz-Rios J, Krishnamurthi A, Nettleton N, Nguyen S, Reaves J, Reed J, Rogers A, Rusu S, Tucker C, Wang C, Wong M, Yee D, Chang J-H (1992) A BiCMOS 50 MHz cache controller for a superscalar microprocessor. In: International Solid-State Circuits Conference, 1992 Joshi B, Anand RK, Berg C, Cruz-Rios J, Krishnamurthi A, Nettleton N, Nguyen S, Reaves J, Reed J, Rogers A, Rusu S, Tucker C, Wang C, Wong M, Yee D, Chang J-H (1992) A BiCMOS 50 MHz cache controller for a superscalar microprocessor. In: International Solid-State Circuits Conference, 1992
Metadata
Title
Extreme Statistics in Memories
Author
Amith Singhee
Copyright Year
2010
Publisher
Springer US
DOI
https://doi.org/10.1007/978-1-4419-6606-3_2