Skip to main content
Disciplines
Automotive Business IT + Informatics Construction + Real Estate Electrical Engineering + Electronics Energy + Sustainability Insurance + Risk Finance + Banking Management + Leadership Marketing + Sales Mechanical Engineering + Materials
Events
DE
EN
Books
Journals
Topic Page
Marketing
Start single access now
Access for companies
EXTENDED SEARCH
Log in
Top
Published in:
Introduction Read chapter Read first chapter

2018 | OriginalPaper | Chapter

14. Hardware Trojan Attacks in FPGA and Protection Approaches

Authors : Vinayaka Jyothi, Jeyavijayan (JV) Rajendran

Published in: The Hardware Trojan War

Publisher: Springer International Publishing

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Field-programmable gate arrays (FPGAs) are integrated circuits (ICs) containing programmable logic components that can be reconfigured by an end-user post manufacturing. Similar to ICs, FPGAs are also susceptible to supply-chain attacks, especially insertion of hardware Trojans. In this book chapter, we explain how attackers can insert Trojans into FPGAs. We present a Trojan taxonomy that is tailored to FPGA supply chain. We then discuss the main classes of Trojans in FPGAs and explain the different ways of inserting these Trojans in detail. Finally, we present the various countermeasures that have been developed to target Trojans that are FPGA specific.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

inform now
previous chapter Deterrent Approaches Against Hardware Trojan Insertion
next chapter Hardware Trust in Industrial SoC Designs: Practice and Challenges
Footnotes
1
Translate and map processes are the terms used by Xilinx, an FPGA vendor. These processes may use different names/terms.
 
Literature
1.
2.
A. Agarwal, D. Blaauw, V. Zolotov, Statistical timing analysis for intra-die process variations with spatial correlations, in IEEE International Conference on Computer Design (2003), pp. 900–907
3.
4.
A. Amouri, M. Tahoori, High-level aging estimation for FPGA-mapped designs, in IEEE International Conference on Field-Programmable Logic and Applications (2012), pp. 284–291
5.
G.T. Becker, F. Regazzoni, C. Paar, W.P. Burleson, Stealthy dopant-level hardware trojans, in International Workshop on Cryptographic Hardware and Embedded Systems (2013), pp. 197–214
6.
K. Bernstein, D.J. Frank, A.E. Gattiker, W. Haensch, B.L. Ji, S.R. Nassif, E.J. Nowak, D.J. Pearson, N.J. Rohrer, High-performance CMOS variability in the 65-nm regime and beyond. IBM J. Res. Dev. 50, 433–449 (2006)CrossRef
7.
A. Bravaix, C. Guerin, V. Huard, D. Roy, J. Roux, E. Vincent, Hot-carrier acceleration factors for low power management in DC-AC stressed 40 nm NMOS node at high temperature, in IEEE International Reliability Physics Symposium (2009), pp. 531–548
8.
D. Bryan, The ISCAS85 benchmark circuits and netlist format. North Carolina State University, 25 (1985)
9.
A.N. Campbell, K.A. Peterson, D.M. Fleetwood, J.M. Soden, Effects of focused ion beam irradiation on MOS transistors, in IEEE International Reliability Physics Symposium (1997), pp. 72–81
10.
R.S. Chakraborty, I. Saha, A. Palchaudhuri, G.K. Naik, Hardware Trojan insertion by direct modification of FPGA configuration bitstream, in IEEE Design & Test (2013), pp. 45–54
11.
H. Chang, S.S. Sapatnekar, Statistical timing analysis under spatial correlations, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2005), pp. 1467–1482
12.
B. Cline, K. Chopra, D. Blaauw, Y. Cao, Analysis and modeling of CD variation for statistical static timing, in IEEE International Conference on Computer Design (2006), pp. 60–66
13.
14.
15.
16.
V. Huard, M. Denais, C. Parthasarathy, NBTI degradation: from physical mechanisms to modelling. Microelectron. Reliab. 46, 1–23 (2006)CrossRef
17.
18.
V. Jyothi, M. Thoonoli, R. Stern, R. Karri, FPGA trust zone: incorporating trust and reliability into FPGA designs, in IEEE International Conference on Computer Design (2016), pp. 600–605
19.
R. Karri, J. Rajendran, K. Rosenfeld, M. Tehranipoor, Trustworthy hardware: identifying and classifying hardware trojans. Computer 43, 39–46 (2010)CrossRef
20.
P. Lysaght, B. Blodget, J. Mason, J. Young, B. Bridgford, Invited paper: enhanced architectures, design methodologies and CAD tools for dynamic reconfiguration of Xilinx FPGAs, in IEEE International Conference on Field Programmable Logic and Applications (2006), pp. 1–6
21.
S. Mal-Sarkar, A. Krishna, A. Ghosh, S. Bhunia, Hardware trojan attacks in FPGA devices: threat analysis and effective counter measures, in ACM Great Lakes Symposium on VLSI Design (2014), pp. 287–292
22.
A. Moradi, A. Barenghi, T. Kasper, C. Paar, On the vulnerability of FPGA bitstream encryption against power analysis attacks: extracting keys from Xilinx Virtex-II FPGAs, in ACM conference on Computer and Communications Security (2011), pp. 111–124
23.
24.
J.-B. Note, É. Rannaud, From the bitstream to the netlist, in International ACM/SIGDA Symposium on Field Programmable Gate Arrays (2008), vol. 8, pp. 264–264
25.
Y. Pino, V. Jyothi, M. French, Intra-die process variation aware anomaly detection in FPGAs, in IEEE International Test Conference (2014), pp. 1–6
26.
J. Rajendran, V. Jyothi, O. Sinanoglu, R. Karri, Design and analysis of ring oscillator based design-for-trust technique, in IEEE VLSI Test Symposium (2011), pp. 105–110
27.
J. Rajendran, Y. Pino, O. Sinanoglu, R. Karri, Logic encryption: a fault analysis perspective, in Design, Automation Test in Europe Conference Exhibition (2012), pp. 953–958
28.
J. Rajendran, H. Zhang, O. Sinanoglu, R. Karri, High-level synthesis for security and trust, in IEEE International On-Line Testing Symposium (2013), pp. 232–233
29.
J. Rajendran, O. Sinanoglu, R. Karri, Building trustworthy systems using untrusted components: a high-level synthesis approach. IEEE Trans. Very Large Scale Integr. Syst. 24(9), 2946–2959 (2016)CrossRef
30.
31.
Y. Shiyanovskii, F. Wolff, A. Rajendran, C. Papachristou, D. Weyer, W. Clay, Process reliability based Trojans through NBTI and HCI effects, in NASA/ESA Conference on Adaptive Hardware and Systems (2010), pp. 215–222
32.
S.P. Skorobogatov, R.J. Anderson, Optical fault induction attacks, in International Workshop on Cryptographic Hardware and Embedded Systems (2002), pp. 2–12
33.
P. Swierczynski, M. Fyrbiak, P. Koppe, C. Paar, FPGA Trojans through detecting and weakening of cryptographic primitives. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 34, 1236–1249 (2015)CrossRef
34.
M. Tehranipoor, F. Koushanfar, A survey of hardware Trojan taxonomy and detection. IEEE Des. Test Comput. 27, 10–25 (2010)CrossRef
35.
R. Torrance, D. James, The state-of-the-art in semiconductor reverse engineering, in IEEE/ACM Design Automation Conference (2011), pp. 333–338
36.
37.
38.
39.
X. Zhang, M. Tehranipoor, RON: an on-chip ring oscillator network for hardware Trojan detection, in IEEE Design, Automation Test in Europe Conference Exhibition (2011), pp. 1–6
40.
W. Zhang, K. Balakrishnan, X. Li, D.S. Boning, S. Saxena, A. Strojwas, R. Rutenbar, Efficient spatial pattern analysis for variation decomposition via robust sparse regression. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 32, 1072–1085 (2013)CrossRef
Metadata
Title
Hardware Trojan Attacks in FPGA and Protection Approaches
Authors
Vinayaka Jyothi
Jeyavijayan (JV) Rajendran
Copyright Year
2018
Book
The Hardware Trojan War

Print ISBN: 978-3-319-68510-6

Electronic ISBN: 978-3-319-68511-3

Copyright Year: 2018

DOI
https://doi.org/10.1007/978-3-319-68511-3_14