2007 | OriginalPaper | Chapter
Multilevel Full-Chip Routing Considering Crosstalk And Performance
Published in: Full-Chip Nanometer Routing Techniques
Publisher: Springer Netherlands
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
In this chapter, we present a novel framework for fast multilevel routing considering crosstalk and performance optimization. To handle the crosstalk minimization problem, we incorporate an intermediate stage of layer/track assignment into the multilevel routing framework. For performance-driven routing, we use a minimum-radius minimum-cost spanning-tree (MRMCST) heuristic for global routing.