Top

Published in:

2010 | OriginalPaper | Chapter

7. NAND DDR interface

Author : Andrea Silvagni

Published in: Inside NAND Flash Memories

Publisher: Springer Netherlands

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

Nowadays NAND Flash memory is pervading every type of electronic application. The availability of cheap storage memory, in combination with high densities, makes up the choice in favor of NAND Flash on board of applications traditionally linked to other types of memories (such as EEPROM and NOR) or technologies (such as Hard Disk Drives). Mobile devices, PDA, PC, camcorders, set top boxes, servers, routers, enterprise storage and many more new applications requiring a storage media will have to deal with NAND Flash in the coming years. The memories environment has changed since year 2001 when growth rate for NAND surpassed the ‘Moore law’ observed for processor growth and predicting a double density every eighteen months. By then, NAND devices with double density have been introduced every year. In addition, MLC devices with 2 bit/cell entered volume production.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

previous chapter Control logic

next chapter Sensing circuits

www.onfi.org

http://www.intel.com/standards/nvmhci/index.htm

https://www.denali.com/en/events/webcasts/2008/togglenand/

G. Campardo, R. Micheloni, D. Novosel, VLSI-Design of Non-Volatile Memories, Springer-verlag, Heidelberg, 2005.

S. Dabral T., Maloney Basic ESD and I/O Design, Wiley-Interscience, New York,1998

B. Jacob, Spencer W. Ng, David T. Wang, Memory Systems: Cache, DRAM, Disk, Morgan Kaufman, CA,2007

S.H. HallGarrett, W. HallJames, A. McCall, High-Speed Digital System Design-A Handbook of Interconnect Theory and Design Practices, Wiley-Interscience, New York,2000

JEDEC JESD79-2C

T. Wada, M.E. Kenji Mami, Simple Noise Model and Low-Noise Data-Output Buffer for Ultrahigh-speed Memories, IEEE Journal of Solid-State Circuits, Vol. 25, No. 6, Dec. 1990.

10.

H.B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI, Addison-Wesley, Boston, MA, 1990.

11.

M. Annaratone, Digital CMOS Crcuit Design, Kluwer, Boston, MA, 1986.

12.

www.esda.org

13.

Shyh-Jye Jou et al, Low Switching Noise and Load-Adaptive Output Buffer Design Techniques, IEEE Journal of Solid-State Circuits, Vol. 36, No. 8, pp. 1239–1249, 2001.MathSciNetCrossRef

14.

P. Heydari, M. Pedram, Ground Bounce in digital VLS circuits, IEEE Transactions on VLSI Systems, Vol. 11, Issue 2, pp. 180–193, April 2003.CrossRef

15.

R. Senthinathan, J.L. Prince, “Simultaneous Switching Ground Noise Calculation for Packaged CMOS Devices,” IEEE Journal of Solid-State Circuits, Vol. 26, pp. 1724–1728, Nov. 1991.CrossRef

16.

R. Senthinathan, J.L. Prince, Simultaneous Switching Noise of CMOS Devices and Systems, Kluwer, Boston, MA, 1994.

17.

E. Chioffi, F. Maloberti, and others, “High-Speed, Low-Switching Noise CMOS Memory Data Output Buffer,” IEEE Journal of Solid-State Circuits, Vol. 29, No. 11, pp. 1359–1365, November 1994.CrossRef

18.

T. Gabara, W. Fischer, and others, “Forming Damped LRC Parasitic Circuits in Simultaneously Switched CMOS Output Buffers,” IEEE Journal of Solid-State Circuits, Vol. 32, p. 407, 1997.CrossRef

19.

K. Asahina, S. Kato, and S. Kayano, “Output Buffer with On-Chip Compensation Circuit,” Proceedings of 1993 Custom Integrated Circuit Conference, pp. 29.1.1–29.1.4, May 1993.

20.

T. Sekiguchi, M. Horiguchi et al, “Low-Noise, High-Speed Data Transmission Using a Ringing-Canceling Output Buffer,” IEEE Journal of Solid-State Circuits, Vol. 30, No. 12, pp. 1569–1574, Dec. 1995.CrossRef

21.

C.H. Lim, W.R. Daasch, “Output Buffer with Self-Adjusting Slew Rate and On-Chip Compensation IC/Package Design Integration,” Proceedings of 1998 IEEE Symposium on IC/Package Design Integration, Issue 2–3, Page(s): 51–55, Feb. 1998.

22.

M.-J. Edward Lee, William J. Dally, Ramin Farjad-Rad, Hiok-Tiaq Ng, Ramesh Senthinathan, John Edmondson, and John Poulton, CMOS High-Speed I/Os - Present and Future, 2003 IEEE International Conference on Computer Design (ICCD03), Oct. 2003

23.

H. Hikeda, A 3D Packaging with 4Gb Chip-Stacked DRAM and 3Gbps High-Speed Logic 3D-SIC,2007.

24.

J. Poulton, Signaling in High-Performance Memory Systems 1999 ISSCC.

25.

T.J. Gabara, S.C. Knauer, Digitally adjustable resistors in CMOS for High-performance applications, IEEE JSSC, 27, p 1176, 1992.

26.

A. Chandrakasan and R. Brodersen, Eds., Low Power CMOS Design, Kluwer, Boston, MA, 1995.

27.

B. Deutschmann, T. Ostermann, CMOS Output Driver With Reduced Ground Bounce and Electromagnetic emission, Solid-State Circuits Conference, 2003. ESSCIRC 03.

Title: NAND DDR interface
Author: Andrea Silvagni
Publisher: Springer Netherlands
Book: Inside NAND Flash Memories
Print ISBN: 978-90-481-9430-8

Electronic ISBN: 978-90-481-9431-5

Copyright Year: 2010
DOI: https://doi.org/10.1007/978-90-481-9431-5_7