Skip to main content
Disciplines
Automotive Business IT + Informatics Construction + Real Estate Electrical Engineering + Electronics Energy + Sustainability Insurance + Risk Finance + Banking Management + Leadership Marketing + Sales Mechanical Engineering + Materials
Events
DE
EN
Books
Journals
Topic Page
Marketing
Start single access now
Access for companies
EXTENDED SEARCH
Log in
Top
Published in:
Alessandro De Gloria, a Pioneer in Electronic Engineering Applications Read chapter Read first chapter

2024 | OriginalPaper | Chapter

On the Usage of Isomorphic Fields in Hardware AES Modules for Optimizing the Efficiency

Authors : Luca Crocetti, Sergio Saponara

Published in: Applications in Electronics Pervading Industry, Environment and Society

Publisher: Springer Nature Switzerland

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

The Advanced Encryption Standard (AES) is widely accepted as the de-facto standard for symmetric-key encryption, and it is going to be used in the coming decades because of its resistance against Post-Quantum Cryptography. For this reason, it is the subject of many research works, and almost all converge on the usage of composite/tower fields for the hardware implementation of the S-box, the most expensive circuit in terms of both area and critical delay. Anyway, the debate is still open on applying isomorphic fields also to the other AES algorithm operations. In the attempt to give an answer, it is analyzed the application of the two approaches to the most recent and performing solutions from the state-of-the-art with the synthesis of the corresponding circuits on a 7 nm standard-cell technology. In addition, the presented work constitutes also a guideline for implementing hardware AES modules that execute all operations over composite/tower fields.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

inform now
previous chapter Secure Data Authentication in Space Communications by High-Efficient AES-CMAC Core in Space-Grade FPGA
next chapter Speeding Up Non-archimedean Numerical Computations Using AVX-512 SIMD Instructions
Literature
1.
NIST (2001) Advanced encryption standard (AES). Federal Information Processing Standards (FIPS) publication 197
2.
Singha TB, Palathinkal RP, Ahamed SR (2023) Securing AES designs against power analysis attacks: a survey. IEEE Internet Things J
3.
Nannipieri P, Di Matteo S, Baldanzi L, Crocetti L, Zulberti L, Saponara S, Fanucci L (2022) VLSI design of advanced-features AES cryptoprocessor in the framework of the european processor initiative. IEEE Trans Very Large Scale Integr (VLSI) Syst 30(2):177–186. https://​ieeexplore.​ieee.​org/​document/​9631958
4.
Nannipieri P, Crocetti L, Di Matteo S, Fanucci L, Saponara S (2023) Hardware design of an advanced-feature cryptographic tile within the european processor initiative. IEEE Trans Comput
5.
Carnevale B, Falaschi F, Crocetti L, Hunjan H, Bisase S, Fanucci L (2015) An implementation of the 802.1AE MAC security standard for in-car networks. In: 2nd IEEE world forum on internet of things (WF-IoT). IEEE, pp 24–28
6.
Nannipieri P, Baldanzi L, Crocetti L, Di Matteo S, Falaschi F, Fanucci L, Saponara S (2022) CRFlex: a flexible and configurable cryptographic hardware accelerator for AES block cipher modes. In: Applications in electronics pervading industry, environment and society (APPLEPIES 2021). Springer, pp 31–38
7.
Ueno R, Morioka S, Miura N, Matsuda K, Nagata M, Bhasin S et al (2019) High throughput/gate AES hardware architectures based on datapath compression. IEEE Trans Comput 69(4):534–548
8.
Ueno R, Morioka S, Homma N, Aoki T (2016) A high throughput/gate AES hardware architecture by compressing encryption and decryption datapaths—Toward efficient CBC-mode implementation. In: 18th international conference on cryptographic hardware and embedded systems (CHES). Springer, pp 538–558
9.
Ueno R, Homma N, Sugawara Y, Nogami Y, Aoki T (2015) Highly efficient GF (\(2^8\)) inversion circuit based on redundant GF arithmetic and its application to AES design. In: 17th international conference on cryptographic hardware and embedded systems (CHES). Springer, pp 63–80
10.
Reyhani-Masoleh A, Taha M, Ashmawy D (2018) Smashing the implementation records of AES S-box. IACR Trans Cryptogr Hardw Embedd Syst 298–336
11.
Reyhani-Masoleh A, Taha M, Ashmawy D (2019) New low-area designs for the AES forward, inverse and combined S-boxes. IEEE Trans Comput 69(12):1757–1773MathSciNetCrossRef
12.
Gaded SV, Deshpande A (2019) Composite field arithematic based S-Box For AES algorithm. In: 3rd international conference on electronics, communication and aerospace technology (ICECA). IEEE, pp 1209–1213
13.
Kumar TM, Reddy KS, Rinaldi S, Parameshachari BD, Arunachalam K (2023) A low area high speed FPGA implementation of AES architecture for cryptography application. Electronics 10(16)
14.
Crocetti L, Baldanzi L, Bertolucci M, Sarti L, Carnevale B, Fanucci L (2019) A simulated approach to evaluate side-channel attack countermeasures for the advanced encryption standard. Integration 68:80–86CrossRef
Metadata
Title
On the Usage of Isomorphic Fields in Hardware AES Modules for Optimizing the Efficiency
Authors
Luca Crocetti
Sergio Saponara
Copyright Year
2024
Book
Applications in Electronics Pervading Industry, Environment and Society

Print ISBN: 978-3-031-48120-8

Electronic ISBN: 978-3-031-48121-5

Copyright Year: 2024

DOI
https://doi.org/10.1007/978-3-031-48121-5_8