Advertisement
Published in:
2012 | OriginalPaper | Chapter
PDPR: Fine-Grained Placement for Dynamic Partially Reconfigurable FPGAs
Authors : Ruining He, Guoqiang Liang, Yuchun Ma, Yu Wang, Jinian Bian
Published in: Reconfigurable Computing: Architectures, Tools and Applications
Publisher: Springer Berlin Heidelberg
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
Dynamic Partial Reconfiguration (DPR) optimizes conventional FPGA application by providing additional benefits. However, considering the arbitrariness during manual floorplan and the limitation of local search when placement, it must be effective and promising if we combine the two stages to build a global optimization structure. In this paper, a novel thought for DPR FPGAs (PDPR) is proposed which tries to offer a one-stop floorplan and placement service. Experimental results show our approach can improve 32.8% on total wire length, 48.5% on reconfiguration cost, and 36.9% on congestion.