Advertisement
Published in:
2013 | OriginalPaper | Chapter
Pushing the Limits of SHA-3 Hardware Implementations to Fit on RFID
Authors : Peter Pessl, Michael Hutter
Published in: Cryptographic Hardware and Embedded Systems - CHES 2013
Publisher: Springer Berlin Heidelberg
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
There exists a broad range of RFID protocols in literature that propose hash functions as cryptographic primitives. Since
keccak
has been selected as the winner of the NIST SHA-3 competition in 2012, there is the question of how far we can push the limits of
keccak
to fulfill the stringent requirements of passive low-cost RFID. In this paper, we address this question by presenting a hardware implementation of
keccak
that aims for lowest power and lowest area. Our smallest (full-state) design requires only 2 927 GEs (for designs with external memory available) and 5 522 GEs (total size including memory). It has a power consumption of 12.5
μ
W at 1 MHz on a low leakage 130 nm CMOS process technology. As a result, we provide a design that needs 40% less resources than related work. Our design is even smaller than the smallest SHA-1 and SHA-2 implementations.