Skip to main content
Top

2014 | OriginalPaper | Chapter

5. SoC Design Methodology

Authors : Roopak Sinha, Parthasarathi Roop, Samik Basu

Published in: Correct-by-Construction Approaches for SoC Design

Publisher: Springer New York

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Chapter 5 provides an SoC design approach, where on-chip protocols are described as SKS and requirements are captured as boiler plates. It then develops an approach called oversampling to bridge the clock mismatches between IPs. Finally, it uses an approach based on “converter synthesis” to propose the design methodology. The concepts in this chapter are illustrated using a set-top box example. This chapter may be viewed as the “correct-by-construction design methodology” chapter.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
[CT92]
go back to reference J.C. Candy, G.C. Temes, Oversampling methods for a/d and d/a conversion. Oversampling Delta-Sigma Data Converters ( IEEE Press, New York, 1992), pp. 1–25 J.C. Candy, G.C. Temes, Oversampling methods for a/d and d/a conversion. Oversampling Delta-Sigma Data Converters ( IEEE Press, New York, 1992), pp. 1–25
[CP03]
go back to reference J.-L. Colaço, M. Pouzet, Clocks as first class abstract types. In EMSOFT, ed. by R. Alur, I. Lee. Lecture Notes in Computer Science, vol 2855 (Springer, New York, 2003), pp. 134–155 J.-L. Colaço, M. Pouzet, Clocks as first class abstract types. In EMSOFT, ed. by R. Alur, I. Lee. Lecture Notes in Computer Science, vol 2855 (Springer, New York, 2003), pp. 134–155
[PdAHSV02]
go back to reference R. Passerone, L. de Alfaro, T.A. Henzinger, A.L. Sangiovanni-Vincentelli, Convertibility verification and converter synthesis: two faces of the same coin. In International Conference on Computer Aided Design ICCAD, 2002 R. Passerone, L. de Alfaro, T.A. Henzinger, A.L. Sangiovanni-Vincentelli, Convertibility verification and converter synthesis: two faces of the same coin. In International Conference on Computer Aided Design ICCAD, 2002
[SRBS09]
go back to reference R. Sinha, P.S. Roop, S. Basu, Z. Salcic, Multi-clock SoC design using protocol conversion. In Design and Test Europe (DATE) (IEEE, New York, 2009), pp. 123–128 R. Sinha, P.S. Roop, S. Basu, Z. Salcic, Multi-clock SoC design using protocol conversion. In Design and Test Europe (DATE) (IEEE, New York, 2009), pp. 123–128
Metadata
Title
SoC Design Methodology
Authors
Roopak Sinha
Parthasarathi Roop
Samik Basu
Copyright Year
2014
Publisher
Springer New York
DOI
https://doi.org/10.1007/978-1-4614-7864-5_5