Advertisement
Published in:
2011 | OriginalPaper | Chapter
Using Counter Cache Coherence to Improve Memory Encryptions Performance in Multiprocessor Systems
Authors : Zhang Yuanyuan, Gu Junzhong
Published in: Secure and Trust Computing, Data Management and Applications
Publisher: Springer Berlin Heidelberg
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
When memory encryption schemes are applied in multiprocessor systems, the systems will confront new problems such as inter-processor communication overhead increasing and cache coherence protocol overhead increasing. A counter cache coherence optimization scheme AOW is proposed to improve cache hit rate. As MESI protocol which makes counter line by four states, AOW marks each counter line using three encryption states, ’Autonomy’, ’Operating’ and ’Waiting’. According to the simulation results, by applying AOW, memory access time decreases, and execution speed of non-AOW method improves obviously.