Skip to main content
Top

2018 | OriginalPaper | Chapter

VISU: A Simple and Efficient Cache Coherence Protocol Based on Self-updating

Authors : Ximing He, Sheng Ma, Wenjie Liu, Sijiang Fan, Libo Huang, Zhiying Wang, Zhanyong Zhou

Published in: Algorithms and Architectures for Parallel Processing

Publisher: Springer International Publishing

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Existing cache coherence protocols incur high overheads to shared memory systems and significantly reduce the system efficiency. For example, the widely used snooping protocol broadcasts messages at the expense of high network bandwidth overheads, and the directory protocol requires massive storage spaces to keep track of sharers. Furthermore, these coherence protocols have numerous transient states to cover various races, which increase the difficulty of implementation and verification. To mitigate these issues, this paper proposes a simple and efficient, two-state (Valid and Invalid) cache coherence protocol, VISU, for data-race-free programs. We adopt two distinct schemes for the private and shared data to simplify the design. Since the private data does not need to maintain coherence, we apply a simple write-back policy. For shared data, we leverage a write-through policy to make the last-level cache always hold the up-to-date data. A self-updating mechanism is deployed at synchronization points to update stale copies in L1 caches; this obviates the need for the broadcast communication or the directory.
Experimental results show that the VISU protocol achieves a significant reduction (31.0%) in the area overhead and obtains a better performance (2.9%) comparing with the sophisticated MESI directory protocol.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Binkert, N.L., et al.: The gem5 simulator. SIGARCH Comput. Arch. News 39(2), 1–7 (2011)CrossRef Binkert, N.L., et al.: The gem5 simulator. SIGARCH Comput. Arch. News 39(2), 1–7 (2011)CrossRef
2.
go back to reference Adve, S.V., Hill, M.D.: Weak ordering-a new definition. In: International Symposium on Computer Architecture, vol. 18, no. 3, pp. 2–14 (1990) Adve, S.V., Hill, M.D.: Weak ordering-a new definition. In: International Symposium on Computer Architecture, vol. 18, no. 3, pp. 2–14 (1990)
3.
go back to reference Manson, J., Pugh, W., Adve, S.V.: The Java memory model. In: POPL (2005) Manson, J., Pugh, W., Adve, S.V.: The Java memory model. In: POPL (2005)
4.
go back to reference Boehm, H.-J., Adve, S.V.: Foundations of the C++ concurrency memory model. In: PLDI (2008) Boehm, H.-J., Adve, S.V.: Foundations of the C++ concurrency memory model. In: PLDI (2008)
5.
go back to reference Cuesta, B., et al.: Increasing the effectiveness of directory caches by avoiding the tracking of noncoherent memory blocks. IEEE Trans. Comput. 62(3), 482–495 (2013)MathSciNetCrossRef Cuesta, B., et al.: Increasing the effectiveness of directory caches by avoiding the tracking of noncoherent memory blocks. IEEE Trans. Comput. 62(3), 482–495 (2013)MathSciNetCrossRef
6.
go back to reference Kim, D., et al.: Subspace snooping: filtering snoops with operating system support. In: PACT (2010) Kim, D., et al.: Subspace snooping: filtering snoops with operating system support. In: PACT (2010)
7.
go back to reference Hossain, H., Dwarkadas, S., Huang, M.C.: POPS: coherence protocol optimization for both private and shared data. In: PACT (2011) Hossain, H., Dwarkadas, S., Huang, M.C.: POPS: coherence protocol optimization for both private and shared data. In: PACT (2011)
8.
go back to reference Sorin, D.J., Hill, M.D., Wood, D.A.: A Primer on Memory Consistency and Cache Coherence. Morgan & Claypool Publishers (2011) Sorin, D.J., Hill, M.D., Wood, D.A.: A Primer on Memory Consistency and Cache Coherence. Morgan & Claypool Publishers (2011)
9.
go back to reference Choi, B., et al. DeNovo: rethinking the memory hierarchy for disciplined parallelism. In: PACT (2011) Choi, B., et al. DeNovo: rethinking the memory hierarchy for disciplined parallelism. In: PACT (2011)
10.
go back to reference Sung, H., Komuravelli, R., Adve, S.V.: DeNovoND: efficient hardware support for disciplined non-determinism. In: ASPLOS (2013) Sung, H., Komuravelli, R., Adve, S.V.: DeNovoND: efficient hardware support for disciplined non-determinism. In: ASPLOS (2013)
11.
go back to reference Ros, A., Kaxiras, S.: Complexity-effective multicore coherence. In: PACT (2012) Ros, A., Kaxiras, S.: Complexity-effective multicore coherence. In: PACT (2012)
12.
go back to reference Agarwal, N., et al.: GARNET: a detailed on-chip network model inside a full-system simulator. In: ISPASS (2009) Agarwal, N., et al.: GARNET: a detailed on-chip network model inside a full-system simulator. In: ISPASS (2009)
13.
go back to reference Muralimanohar, N., Balasubramonian, R., Jouppi, N.P.: Architecting efficient interconnects for large caches with CACTI6.0. IEEE Micro 28(1), 69–79 (2008)CrossRef Muralimanohar, N., Balasubramonian, R., Jouppi, N.P.: Architecting efficient interconnects for large caches with CACTI6.0. IEEE Micro 28(1), 69–79 (2008)CrossRef
14.
go back to reference Woo, S.C., et al.: The splash-2 programs: characterization and methodological considerations. In: ISCA 1995, pp. 24–36 (1995) Woo, S.C., et al.: The splash-2 programs: characterization and methodological considerations. In: ISCA 1995, pp. 24–36 (1995)
15.
go back to reference Nanda, A.K., Bhuyan, L.N.: A formal specification and verification technique for cache coherence protocols. In: ICPP (1992) Nanda, A.K., Bhuyan, L.N.: A formal specification and verification technique for cache coherence protocols. In: ICPP (1992)
16.
go back to reference Kaxiras, S., Keramidas, G.: SARC coherence: scaling directory cache coherence in performance and power. IEEE Micro 30(5), 54–65 (2010)CrossRef Kaxiras, S., Keramidas, G.: SARC coherence: scaling directory cache coherence in performance and power. IEEE Micro 30(5), 54–65 (2010)CrossRef
17.
go back to reference Ros, A., et al.: Efficient self-invalidation/self-downgrade for critical sections with relaxed semantics. IEEE Trans. Parallel Distrib. Syst. 28(12), 3413–3425 (2017)CrossRef Ros, A., et al.: Efficient self-invalidation/self-downgrade for critical sections with relaxed semantics. IEEE Trans. Parallel Distrib. Syst. 28(12), 3413–3425 (2017)CrossRef
18.
go back to reference Sung, H., Komuravelli, R., Adve, S.V.: Denovond: efficient hardware for disciplined nondeterminism. IEEE Micro 34(3), 138–148 (2014)CrossRef Sung, H., Komuravelli, R., Adve, S.V.: Denovond: efficient hardware for disciplined nondeterminism. IEEE Micro 34(3), 138–148 (2014)CrossRef
Metadata
Title
VISU: A Simple and Efficient Cache Coherence Protocol Based on Self-updating
Authors
Ximing He
Sheng Ma
Wenjie Liu
Sijiang Fan
Libo Huang
Zhiying Wang
Zhanyong Zhou
Copyright Year
2018
DOI
https://doi.org/10.1007/978-3-030-05063-4_27

Premium Partner