Skip to main content
Top

2003 | OriginalPaper | Chapter

2Gbit/s Hardware Realizations of RIJNDAEL and SERPENT: A Comparative Analysis

Authors : A.K. Lutz, J. Treichler, F.K. Gürkaynak, H. Kaeslin, G. Basler, A. Erni, S. Reichmuth, P. Rommens, S. Oetiker, W. Fichtner

Published in: Cryptographic Hardware and Embedded Systems - CHES 2002

Publisher: Springer Berlin Heidelberg

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

We present and evaluate efficient VLSI implementations of both Rijndael and Serpent. The two cipher algorithms have been implemented by two comparable design teams within the same timeframe using the same fabrication process and EDA tools. We are thus in a position to compare to what degree the Rijndael and Serpent ciphers are suitable for dedicated hardware architectures. Both ASICs support encryption as well as decryption in ECB mode and include on-chip subkey generation. The two designs have been fabricated in a 0.6μm 3LM CMOS technology. Measurement results verified an encryption and decryption throughput of 2.26Gbit/s and 1.96Gbit/s for Rijndael and Serpent respectively. Circuit complexity is in the order of 300k transistors in either case.

Metadata
Title
2Gbit/s Hardware Realizations of RIJNDAEL and SERPENT: A Comparative Analysis
Authors
A.K. Lutz
J. Treichler
F.K. Gürkaynak
H. Kaeslin
G. Basler
A. Erni
S. Reichmuth
P. Rommens
S. Oetiker
W. Fichtner
Copyright Year
2003
Publisher
Springer Berlin Heidelberg
DOI
https://doi.org/10.1007/3-540-36400-5_12

Premium Partner