Skip to main content
Top

2024 | OriginalPaper | Chapter

Accelerating Quantized DNN Layers on RISC-V with a STAR MAC Unit

Authors : Edward Manca, Luca Urbinati, Mario R. Casu

Published in: Proceedings of SIE 2023

Publisher: Springer Nature Switzerland

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

To support quantized neural networks in low-end CPUs, we propose STAR MAC, a reconfigurable multiply-and-accumulate unit based on a modified Baugh-Wooley architecture that operates at a variable reduced precision. We integrated it in a small RISC-V processor called Ibex obtaining an acceleration up to 5.8\(\times \) in Fully-Connected (FC) layers, 3.7\(\times \) in 2D-Convolution (2DConv) layers, and 2.8\(\times \) in Depth-Wise Convolution (DWConv) layers, with respect to the original Ibex core (Orig.), and up to 4.5\(\times \) in FC layers, 3.0\(\times \) in 2DConv layers, and 2.3\(\times \) in DWConv layers, against a modified Ibex core supporting standard 32-bit MAC operations (Orig.+MAC). Area and power in a 28-nm technology with 200 and 600  MHz target clock frequency are 0.015 and 0.017 mm\(^2\), and 1.5 and 4.3 mW, respectively, with a limited overhead within 10% and 3% with respect to Orig., and within 3% and 3% against Orig.+MAC.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Footnotes
Literature
1.
go back to reference Camus, V., Mei, L., Enz, C., Verhelst, M.: Review and benchmarking of precision-scalable multiply-accumulate unit architectures for embedded neural-network processing. IEEE J. Emerging Selected Topics Circ. Syst. (JESTCS) 9(4), 697–711 (2019)CrossRef Camus, V., Mei, L., Enz, C., Verhelst, M.: Review and benchmarking of precision-scalable multiply-accumulate unit architectures for embedded neural-network processing. IEEE J. Emerging Selected Topics Circ. Syst. (JESTCS) 9(4), 697–711 (2019)CrossRef
2.
go back to reference Weste, N.H.E., Harris, D.M.: CMOS VLSI Design, 4th edn. Addison-Wesley (Pearson), Boston (2011) Weste, N.H.E., Harris, D.M.: CMOS VLSI Design, 4th edn. Addison-Wesley (Pearson), Boston (2011)
3.
go back to reference Schiavone, P., et al.: Slow and steady wins the race? a comparison of ultra-low-power RISC-V cores for Internet-of-Things applications. In: Proceedings 27th IEEE International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 1–8. IEEE, Thessaloniki, Greece (2017) Schiavone, P., et al.: Slow and steady wins the race? a comparison of ultra-low-power RISC-V cores for Internet-of-Things applications. In: Proceedings 27th IEEE International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 1–8. IEEE, Thessaloniki, Greece (2017)
4.
go back to reference Gautschi, M., et al.: Near-threshold RISC-V core with DSP extensions for scalable IoT endpoint devices. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 25(10), 2700–2713 (2017) Gautschi, M., et al.: Near-threshold RISC-V core with DSP extensions for scalable IoT endpoint devices. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 25(10), 2700–2713 (2017)
5.
go back to reference Ottavi, G., Garofalo, A., Tagliavini, G., Conti, F., Benini, L., Rossi, D.: A mixed-precision RISC-V processor for extreme-edge DNN inference. In: Proceedings IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 512–517. IEEE, Limasson, Cyprus (2020) Ottavi, G., Garofalo, A., Tagliavini, G., Conti, F., Benini, L., Rossi, D.: A mixed-precision RISC-V processor for extreme-edge DNN inference. In: Proceedings IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 512–517. IEEE, Limasson, Cyprus (2020)
6.
go back to reference Devic, G., France-Pillois, M., Salles, J., Sassatelli, G., Gamatié, A.: Highly-adaptive mixed-precision MAC unit for smart and low-power edge computing. In: Proceedings 19th IEEE International New Circuits and Systems Conference (NEWCAS), pp. 1–4. IEEE, Toulon, France (2021) Devic, G., France-Pillois, M., Salles, J., Sassatelli, G., Gamatié, A.: Highly-adaptive mixed-precision MAC unit for smart and low-power edge computing. In: Proceedings 19th IEEE International New Circuits and Systems Conference (NEWCAS), pp. 1–4. IEEE, Toulon, France (2021)
7.
go back to reference RK, R., Sinha, S., Rao, N.: Variable bit-precision vector extension for RISC-V based processors. In: Proceedings 14th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), pp. 114–121. IEEE, Singapore (2021) RK, R., Sinha, S., Rao, N.: Variable bit-precision vector extension for RISC-V based processors. In: Proceedings 14th IEEE International Symposium on Embedded Multicore/Many-core Systems-on-Chip (MCSoC), pp. 114–121. IEEE, Singapore (2021)
8.
go back to reference Chen, Y.-H., Emer, J., Sze, V.: Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks. In: Proceedings of ISCA, pp. 367–379. ACM/IEEE, Seoul, South Korea (2016) Chen, Y.-H., Emer, J., Sze, V.: Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks. In: Proceedings of ISCA, pp. 367–379. ACM/IEEE, Seoul, South Korea (2016)
9.
go back to reference Urbinati, L., Casu, M.R.: Design-space exploration of mixed-precision DNN accelerators based on sum-together multipliers. In: Proceedings 18th International Conference on PhD Research in Microelectronics and Electronics (PRIME), pp. 377–380. IEEE, Valencia, Spain (2023) Urbinati, L., Casu, M.R.: Design-space exploration of mixed-precision DNN accelerators based on sum-together multipliers. In: Proceedings 18th International Conference on PhD Research in Microelectronics and Electronics (PRIME), pp. 377–380. IEEE, Valencia, Spain (2023)
Metadata
Title
Accelerating Quantized DNN Layers on RISC-V with a STAR MAC Unit
Authors
Edward Manca
Luca Urbinati
Mario R. Casu
Copyright Year
2024
DOI
https://doi.org/10.1007/978-3-031-48711-8_6