Skip to main content
Disciplines
Automotive Business IT + Informatics Construction + Real Estate Electrical Engineering + Electronics Energy + Sustainability Insurance + Risk Finance + Banking Management + Leadership Marketing + Sales Mechanical Engineering + Materials
Events
DE
EN
Books
Journals
Topic Page
Marketing
Start single access now
Access for companies
EXTENDED SEARCH
Log in
Top
Published in:
Blockchain-Enabled Electronics Supply Chain Assurance Read chapter Read first chapter

2021 | OriginalPaper | Chapter

16. Analog IP Protection and Evaluation

Authors : N. G. Jayasankaran, A. Sanabria-Borbón, E. Sánchez-Sinencio, J. Hu, J. Rajendran

Published in: Emerging Topics in Hardware Security

Publisher: Springer International Publishing

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

The increasing cost of manufacturing integrated circuits (IC) has forced many companies to go fabless. With the outsourcing of IC fabrication in a globalized/distributed design flow, including multiple (potentially untrusted) entities, the semiconductor industry faces several challenging security threats. This fragility in the face of weak state-of-the-art intellectual property (IP) protection has resulted in hardware security vulnerabilities, such as IP piracy, overbuilding, reverse engineering, and hardware Trojans. To address these issues at the hardware level, different design-for-trust (DfTr) techniques, such as IC metering, watermarking, IC camouflaging, split manufacturing, and logic locking have been proposed to secure digital circuits. Though there are many DfTr techniques to secure digital circuits, there is a great dearth of techniques for analog and mixed-signal (AMS) IP protection. However, analog ICs are more prone to supply-chain attacks than digital ICs as they are easier to reverse engineer. This high vulnerability is due to their low transistor count compared to their digital counterparts. To address the impact of process variations, they also have predefined layout patterns, e.g., common-centroid. Analog ICs are not simple, although they have less number of transistors. Even with only hundreds of transistors, analog IC design requires highly experienced designers and a long time, as analog behaviors are quite complicated.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

inform now
previous chapter Security of Analog, Mixed-Signal, and RF Devices
next chapter Application of Optical Techniques to Hardware Assurance
Literature
1.
M. Rostami, F. Koushanfar, R. Karri, A primer on hardware security: models, methods, and metrics. Proc. IEEE 102(8), 1283–1295 (2014)CrossRef
2.
T.S. Perry, Why hardware engineers have to think like cybercriminals, and why engineers are easy to fool (2017), Accessed 21 August 2020 [Online]. Available https://​bit.​ly/​2RfoBkS
3.
J.A. Roy, F. Koushanfar, I.L. Markov, Ending piracy of integrated circuits. IEEE Comput. 43(10), 30–38 (2010)CrossRef
4.
J. Rajendran, Y. Pino, O. Sinanoglu, R. Karri, Security analysis of logic obfuscation, in IEEE/ACM Design Automation Conference (2012), pp. 83–89
5.
Y. Xie, A. Srivastava, Mitigating SAT attack on logic locking International Conference on Cryptographic Hardware and Embedded Systems (2016), pp. 127–146
6.
X. Xu, B. Shakya, M.M. Tehranipoor, D. Forte, Novel bypass attack and BDD-based tradeoff analysis against all known logic locking attacks, in Cryptographic Hardware and Embedded Systems (2017), pp. 189–210
7.
M. Yasin, A. Sengupta, M.T. Nabeel, M. Ashraf, J. Rajendran, O. Sinanoglu, Provably-secure logic locking: from theory to practice, in ACM SIGSAC Conference on Computer & Communications Security (2017), pp. 1601–1618
8.
9.
A. Hastings, The Art of Analog Layout (Pearson, London, 2005)
10.
R.A. Rutenbar, Design automation for analog: the next generation of tool challenges, in IEEE/ACM International Conference on Computer-Aided Design (2006), pp. 458–460
11.
Y.M. Alkabani, F. Koushanfar, Active hardware metering for intellectual property protection and security, in USENIX Security Symposium (2007)
12.
J. Rajendran, M. Sam, O. Sinanoglu, R. Karri, Security analysis of integrated circuit camouflaging, in ACM SIGSAC Conference on Computer & Communications Security (2013), pp. 709–720
13.
S. Garg, J. Rajendran, Split Manufacturing (Springer International Publishing, Berlin, 2017)CrossRef
14.
P. Tuyls, G. Schrijen, B. Škorić, J. van Geloven, N. Verhaegh, R. Wolters, Read-proof hardware from protective coatings, in Cryptographic Hardware and Embedded Systems (2006), pp. 369–383
15.
16.
A. Kahng, S. Mantik, I. Markov, M. Potkonjak, P. Tucker, H. Wang, G. Wolfe, Robust IP watermarking methodologies for physical design, in IEEE/ACM Design Automation Conference (1998), pp. 782–787
17.
G. Wolfe, J.L. Wong, M. Potkonjak, Watermarking graph partitioning solutions, IEEE/ACM Design Automation Conference (2001), pp. 486–489
18.
C.J. Alpert, A.B. Kahng, Recent directions in netlist partitioning: a survey. Integr. VLSI J. 19(1–2), 1–81 (1995)CrossRef
19.
J. Lach, W.H. Mangione-Smith, M. Potkonjak, FPGA fingerprinting techniques for protecting intellectual property, in IEEE Custom Integrated Circuits Conference (1998), pp. 299–302
20.
M. Yasin, B. Mazumdar, O. Sinanoglu, J. Rajendran, Security analysis of anti-SAT, in IEEE Asia and South Pacific Design Automation Conference (2017), pp. 342–347
21.
J. Wang, C. Shi, A. Sanabria-Borbon, E. Sanchez-Sinencio, J. Hu, Thwarting analog IC piracy via combinational locking, in IEEE International Test Conference (2017), pp. 1–10
22.
V.V. Rao, I. Savidis, Parameter biasing obfuscation for analog IP protection, in IEEE Latin American Test Symposium (2017), pp. 1–6
23.
D.H.K. Hoe, J. Rajendran, R. Karri, Towards secure analog designs: a secure sense amplifier using memristors, in IEEE Computer Society Annual Symposium on VLSI (2014), pp. 516–521
24.
K. Juretus, V. Venugopal Rao, I. Savidis, Securing analog mixed-signal integrated circuits through shared dependencies, in ACM Great Lakes Symposium on VLSI (2019), pp. 483–488
25.
J. Leonhard, M. Yasin, S. Turk, M.T. Nabeel, M.-M. Louërat, R. Chotin-Avot, H. Aboushad, O. Sinanoglu, H.-G. Stratigopoulos, MixLock: securing mixed-signal circuits via logic locking, in IEEE/ACM Design Automation and Test in Europe (2019)
26.
N.G. Jayasankaran, A.S. Borbon, E. Sanchez-Sinencio, J. Hu, J. Rajendran, Towards provably-secure analog and mixed-signal locking against overproduction, in IEEE/ACM International Conference on Computer-Aided Design (2018), pp. 7:1–7:8
27.
A. Ash-Saki, S. Ghosh, How multi-threshold designs can protect analog IPs, in IEEE International Conference on Computer Design (2018), pp. 464–471
28.
S.G. Rao Nimmalapudi, G. Volanis, Y. Lu, A. Antonopoulos, A. Marshall, Y. Makris, Range-controlled floating-gate transistors: a unified solution for unlocking and calibrating analog ICs, in IEEE/ACM Design Automation and Test in Europe (2020), pp. 286–289
29.
G. Volanis, Y. Lu, S.G.R. Nimmalapudi, A. Antonopoulos, A. Marshall, Y. Makris, Analog performance locking through neural network-based biasing, in IEEE VLSI Test Symposium (2019), pp. 1–6
30.
R. Torrance, D. James, The state-of-the-art in semiconductor reverse engineering, in IEEE/ACM Design Automation Conference (2011), pp. 333–338
31.
C.S. Chang, C.P. Chao, J.G.J. Chern, J.Y.C. Sun, Advanced CMOS technology portfolio for RF IC applications. IEEE Trans. Electron Devices 52(7), 1324–1334 (2005)CrossRef
32.
33.
34.
T. Iizuka, CMOS Technology Scaling and Its Implications (Cambridge University Press, Cambridge, 2015)CrossRef
35.
C. Toumazou, G. Moschytz, B. Gilbert, Trade-Offs in Analog Circuit Design (Kluwer Academic Publishers, Dordrecht, 2002)CrossRef
36.
J.W. Tschanz, J.T. Kao, S.G. Narendra, R. Nair, D.A. Antoniadis, A.P. Chandrakasan, V. De, “Adaptive body bias for reducing impacts of die-to-die and within-die parameter variations on microprocessor frequency and leakage. IEEE J. Solid State Circ. 37(11), 1396–1402 (2002)CrossRef
37.
S. Shin, K. Kim, S. Kang, Memristor applications for programmable analog ICs. IEEE Trans. Nanotechnol. 10(2), 266–274 (2011)CrossRef
38.
B. Long, J. Ordosgoitti, R. Jha, C. Melkonian, Understanding the charge transport mechanism in VRS and BRS states of transition metal oxide nanoelectronic memristor devices. IEEE Trans. Electron Devices 58(11), 3912–3919 (2011)CrossRef
39.
40.
41.
S. Lee, C. Shi, J. Wang, A. Sanabria, H. Osman, J. Hu, E. Sánchez-Sinencio, A built-in self-test and in situ analog circuit optimization platform. IEEE Trans. Circuits Syst. Regul. Pap. PP(99), 1–14 (2018)
42.
J. Wang, C. Shi, E. Sanchez-Sinencio, J. Hu, Built-in self optimization for variation resilience of analog filters, in IEEE Computer Society Annual Symposium on VLSI (2015), pp. 656–661
43.
I. Guerra-Gómez, E. Tlelo-Cuautle, L.G. De La Fraga, Richardson extrapolation-based sensitivity analysis in the multi-objective optimization of analog circuits. Appl. Math. Comput. 222, 167–176 (2013)MATH
44.
B. Razavi, RF Microelectronics (Pearson Education, London, 2011)
45.
M.V.V. Rolf Schaumann, Haiqiao Xiao, Design of Analog Filters (Oxford University Press, Oxford, 2009)
46.
47.
P. Subramanyan, S. Ray, S. Malik, Evaluating the security of logic encryption algorithms, in IEEE International Symposium on Hardware Oriented Security and Trust (2015), pp. 137–143
48.
V. Srinivasan, G.J. Serrano, J. Gray, P. Hasler, A precision CMOS amplifier using floating-gate transistors for offset cancellation. IEEE J. Solid State Circuits 42(2), 280–291 (2007)CrossRef
49.
J. Leonhard, A. Sayed, M. Louërat, H. Aboushady, H. Stratigopoulos, Analog and mixed-signal IC security via sizing camouflaging, in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (2020), pp. 1–1
50.
N.G. Jayasankaran, A.S. Borbon, A. Abuellil, E. Sanchez-Sinencio, J. Hu, J. Rajendran, Breaking analog locking techniques via satisfiability Modulo theories, in IEEE International Test Conference (2019)
51.
M. Yasin, S.M. Saeed, J. Rajendran, O. Sinanoglu, Activation of logic encrypted chips: pre-test or post-test?, in IEEE/ACM Design, Automation Test in Europe (2016), pp. 139–144
52.
A. Sanabria-Borbon, N.G. Jayasankaran, S. Lee, E. Sanchez-Sinencio, J. Hu, J. Rajendran, Schmitt trigger-based key provisioning for locking analog/RF integrated circuits, in IEEE International Test Conference (2020).
53.
M. Yasin, B. Mazumdar, O. Sinanoglu, J. Rajendran, Removal attacks on logic locking and camouflaging techniques, in IEEE Transactions on Emerging Topics in Computing (2017), pp. 1–1
54.
K. Azar, H. Kamali, H. Homayoun, A. Sasan, SMT attack: next generation attack on obfuscated circuits with capabilities and performance beyond the SAT attacks. IACR Trans. Cryptographic Hardw. Embed. Syst. 2019(1), 97–122 (2018)CrossRef
55.
Y. Xie, A. Srivastava, Delay locking: security enhancement of logic locking against IC counterfeiting and overproduction, in IEEE/ACM Design Automation Conference (2017), pp. 1–6
56.
F. Yang, M. Tang, O. Sinanoglu, Stripped functionality logic locking with hamming distance-based restore unit (SFLL-hd) – unlocked. IEEE Trans. Inf. Forensics Secur. 14(10), 2778–2786 (2019)CrossRef
57.
D. Sirone, P. Subramanyan, Functional analysis attacks on logic locking, in IEEE/ACM Design Automation and Test in Europe (2019), pp. 936–939
58.
N.G. Jayasankaran, A. Sanabria-Borbón, A. Abuellil, E. Sánchez-Sinencio, J. Hu, J. Rajendran, Breaking analog locking techniques, in IEEE Transactions on Very Large Scale Integration Systems (2020), pp. 1–14
59.
R.Y. Acharya, S. Chowdhury, F. Ganji, D. Forte, Attack of the genes: finding keys and parameters of locked analog ICs using genetic algorithm (2020). arXiv:2003.13904
60.
M. Yasin, O. Sinanoglu, Transforming between logic locking and IC camouflaging, in IEEE International Design Test Symposium (2015), pp. 1–4
61.
K. Shamsi, M. Li, T. Meade, Z. Zhao, D.Z. Pan, Y. Jin, AppSAT: approximately deobfuscating integrated circuits, in IEEE International Symposium on Hardware Oriented Security and Trust (2017), pp. 95–100
62.
R. Sotner, J. Jerabek, N. Herencsar, K. Vrba, T. Dostal, Features of multi-loop structures with OTAs and adjustable current amplifier for second-order multiphase/quadrature oscillators. Int. J. Electron. Commun. 69(5), 814–822 (2015)CrossRef
63.
Z. Zahir, G. Banerjee, A multi-tap inductor based 2.0-4.1 GHz wideband LC-oscillator, in IEEE Asia Pacific Conference on Circuits and Systems (2016), pp. 330–333
64.
R. Senani, D.R. Bhaskar, V.K. Singh, R.K. Sharma, Sinusoidal Oscillators and Waveform Generators using Modern Electronic Circuit Building Blocks (Springer International Publishing, Berlin, 2015)
65.
66.
67.
J. Leonhard, M.-M. Louërat, H. Aboushady, O. Sinanoglu, H.-G. Stratigopoulos, Mixed-signal hardware security using MixLock: demonstration in an audio application, in IEEE International Conference on Synthesis, Modeling, Analysis and Simulation Methods and Applications to Circuit Design (2019)
Metadata
Title
Analog IP Protection and Evaluation
Authors
N. G. Jayasankaran
A. Sanabria-Borbón
E. Sánchez-Sinencio
J. Hu
J. Rajendran
Copyright Year
2021
Book
Emerging Topics in Hardware Security

Print ISBN: 978-3-030-64447-5

Electronic ISBN: 978-3-030-64448-2

Copyright Year: 2021

DOI
https://doi.org/10.1007/978-3-030-64448-2_16