Skip to main content
main-content
Top

Hint

Swipe to navigate through the chapters of this book

2020 | OriginalPaper | Chapter

Design and Implementation of AES on FPGA for Security of IOT Data

Authors: Dinesh B. Bhoyar, Shelly R. Wankhede, Swati K. Modod

Published in: 4th International Conference on Internet of Things and Connected Technologies (ICIoTCT), 2019

Publisher: Springer International Publishing

share
SHARE

Abstract

As we know that the world is been surrounded by the internet and interconnected to it and the different things or we can say the edge devices which helps us to connect to network and communicate to the different alternatives with the surroundings. In this paper we would be discussing about the different algorithms and their and disadvantages and how the advanced standard algorithm is been applied we has an great effect on cryptography and the different process carried out in the encryption and decryption process. In this paper the encryption and the decryption would be given in 128 bit format in hexadecimal, binary or any other format and the key expansion for getting the cipher text. in cryptography their are three classification for the expansion of the key which can be symmetric, asymmetric and the hash function in this paper we have discussed and the symmetric key is been given for both encryption and decryption process.as we know that we are using the 128 bit length which has 10 rounds and the initial round includes the state and the different transformation in the cryptograpy process which is the symmetric key expansion in which the same key is been applied to both encryption and decryption in binary, hexadecimal, etc. As it is lossless operation many applications can be derived using this algorithm as we are using symmetric key block cipher. We are limiting our paper with the 128 bit length of data in verilog language. For encryption and decryption the proposed paper describes the cryptograpy which would be having the fixed size. In this algorithm where we are using the symmetric key block cipher where the key would be given same with respect to encryption. Many applications it can be used as it is lossless operation. We limit our focus on 12b8 bit AES encryption and decryption where coded in VHDL coding. The proposed paper describes the private key cryptosystems which has a key with fixed size.
Literature
1.
go back to reference El Bouchti, A., Bahsani, S., Nahhal, T.: Encryption as a service for data healthcare cloud security. In: Fifth International Conference on Future Generation Communication Technologies (FGCT 2016) (2016) El Bouchti, A., Bahsani, S., Nahhal, T.: Encryption as a service for data healthcare cloud security. In: Fifth International Conference on Future Generation Communication Technologies (FGCT 2016) (2016)
2.
go back to reference Jonwal, S.U., Shingare, P.P.: Advanced Encryption Standard (AES) implementation on FPGA with hardware in loop. In: International Conference on Trends in Electronics and Informatics, ICEI 2017 (2017) Jonwal, S.U., Shingare, P.P.: Advanced Encryption Standard (AES) implementation on FPGA with hardware in loop. In: International Conference on Trends in Electronics and Informatics, ICEI 2017 (2017)
3.
go back to reference Chandu, Y., Kumar, K.S.R., Prabhukhanolkar, N.V., Anish, A.N., Rawal, S.: Design and implementation of hybrid encryption for security of IOT data. In: 2017 International Conference on Smart Technologies for Smart Nation (2017) Chandu, Y., Kumar, K.S.R., Prabhukhanolkar, N.V., Anish, A.N., Rawal, S.: Design and implementation of hybrid encryption for security of IOT data. In: 2017 International Conference on Smart Technologies for Smart Nation (2017)
4.
go back to reference Kumar, A., Kumar, M., Balramudu, P.: Implementation of AES algorithm using VHDL. In: 2017 International Conference on Computing Methodologies and Communication (ICCMC) (2017) Kumar, A., Kumar, M., Balramudu, P.: Implementation of AES algorithm using VHDL. In: 2017 International Conference on Computing Methodologies and Communication (ICCMC) (2017)
5.
go back to reference El-Deen, A.E.T., El-Badawy, E.A., Gobran, S.N.: Digital image encryption based on RSA algorithm. IOSR J. Electron. Commun. Eng. (IOSR-JECE) 9(1), 69–73 (2014). e-ISSN: 2278-2834, p-ISSN: 2278-8735, Ver. IV CrossRef El-Deen, A.E.T., El-Badawy, E.A., Gobran, S.N.: Digital image encryption based on RSA algorithm. IOSR J. Electron. Commun. Eng. (IOSR-JECE) 9(1), 69–73 (2014). e-ISSN: 2278-2834, p-ISSN: 2278-8735, Ver. IV CrossRef
6.
go back to reference Stallings, W.: Cryptography and Network Security: Principles and Practices, 3rd edn. Prentice Hall, Upper Saddle River (2003) Stallings, W.: Cryptography and Network Security: Principles and Practices, 3rd edn. Prentice Hall, Upper Saddle River (2003)
7.
go back to reference Rivest, R.L., Shamir, A., Adleman, L.: A method for obtaining digital signatures and public-key cryptosystem. Commun. ACM 21(2), 120–126 (1978) MathSciNetCrossRef Rivest, R.L., Shamir, A., Adleman, L.: A method for obtaining digital signatures and public-key cryptosystem. Commun. ACM 21(2), 120–126 (1978) MathSciNetCrossRef
8.
go back to reference Bhoyar, D.B., Dethe, C.G., Mushrif, M.M.: Two channel estimation methods for MIMO-OFDM System. Int. J. Comput. Eng. Intell. Syst. 5(6), 46–53 (2014). ISSN: 2222-1719 (paper), ISSN: 2222-2863 (online) Bhoyar, D.B., Dethe, C.G., Mushrif, M.M.: Two channel estimation methods for MIMO-OFDM System. Int. J. Comput. Eng. Intell. Syst. 5(6), 46–53 (2014). ISSN: 2222-1719 (paper), ISSN: 2222-2863 (online)
9.
go back to reference Bhoyar, D.B., Raut, P.: Design FPGA based implementation of MIMO decoding in a 3G/4G wireless receiver. In: 2009 Second International Conference on Emerging Trends in Engineering and Technology (2009) Bhoyar, D.B., Raut, P.: Design FPGA based implementation of MIMO decoding in a 3G/4G wireless receiver. In: 2009 Second International Conference on Emerging Trends in Engineering and Technology (2009)
10.
go back to reference Bhoge, S.G., Chavan, M.D., Suryavanshri, C., Taksande, V.K.: Across layer approach for energy and communications efficient protocol of mobile and ad-hoc networks. In: International Conference of Communication and Signal Processing, pp. 1186–1189 Bhoge, S.G., Chavan, M.D., Suryavanshri, C., Taksande, V.K.: Across layer approach for energy and communications efficient protocol of mobile and ad-hoc networks. In: International Conference of Communication and Signal Processing, pp. 1186–1189
Metadata
Title
Design and Implementation of AES on FPGA for Security of IOT Data
Authors
Dinesh B. Bhoyar
Shelly R. Wankhede
Swati K. Modod
Copyright Year
2020
DOI
https://doi.org/10.1007/978-3-030-39875-0_40