Skip to main content
Top
Published in:
Cover of the book

2018 | OriginalPaper | Chapter

Design of High-Speed LVDS Data Communication Link Using FPGA

Authors : Shraddha Shukla, Jitendra P. Chaudhari, Rikin J. Nayak, Hiren K. Mewada

Published in: Information and Communication Technology for Intelligent Systems (ICTIS 2017) - Volume 2

Publisher: Springer International Publishing

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

This paper proposed the design and implementation of high speed communication link between two FPGAs using LVDS driver using 100 MHz clock. Initially Asynchronous and Synchronous communication are discussed and then synchronous communication is used for LVDS data communication. The speed of the communication is sensitive to the noise and sampling of the data at the receiver end. Therefore, the differential signal voltage level and sampling at the falling edge of clock are proposed in the design to maintain the high speed.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Chen, B., Wang, X., Yan, Z.: Design and implementation of data synchronous system for merging unit based on FPGA. In: 2011 4th International Conference on Electric Utility Deregulation and Restructuring and Power Technologies (DRPT), pp. 991–995, 6–9 July 2011 Chen, B., Wang, X., Yan, Z.: Design and implementation of data synchronous system for merging unit based on FPGA. In: 2011 4th International Conference on Electric Utility Deregulation and Restructuring and Power Technologies (DRPT), pp. 991–995, 6–9 July 2011
2.
go back to reference Tao, R., Jiang, B., Wang, C.: Sampling rate conversion and data synchronization in big merging unit. In: 2011 4th International Conference on Electric Utility Deregulation and Restructuring and Power Technologies (DRPT), pp. 531–534, 6–9 July 2011. doi:10.1109/DRPT.2011.5993949 Tao, R., Jiang, B., Wang, C.: Sampling rate conversion and data synchronization in big merging unit. In: 2011 4th International Conference on Electric Utility Deregulation and Restructuring and Power Technologies (DRPT), pp. 531–534, 6–9 July 2011. doi:10.​1109/​DRPT.​2011.​5993949
3.
go back to reference Sivaram, A.T., Shimanouchi, M., Maassen, H., Jackson, R.: Tester architecture for the source synchronous bus. In: Proceedings of International Test Conference, ITC 2004, pp. 738–747, 26–28 October 2004 Sivaram, A.T., Shimanouchi, M., Maassen, H., Jackson, R.: Tester architecture for the source synchronous bus. In: Proceedings of International Test Conference, ITC 2004, pp. 738–747, 26–28 October 2004
5.
go back to reference Gangani, J., Samant, A., Rao, Y.S.: Reconfigurable blocks for digital power electronics applications in FPGA. In: 2011 Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 2059–2064, 6–11 March 2011 Gangani, J., Samant, A., Rao, Y.S.: Reconfigurable blocks for digital power electronics applications in FPGA. In: 2011 Twenty-Sixth Annual IEEE Applied Power Electronics Conference and Exposition (APEC), pp. 2059–2064, 6–11 March 2011
6.
go back to reference Sugahara, K., Oida, S., Yokoyama, T.: High performance FPGA controller for digital control of power electronics applications. In: IEEE 6th International Power Electronics and Motion Control Conference, IPEMC 2009, pp. 1425–1429, 17–20 May 2009 Sugahara, K., Oida, S., Yokoyama, T.: High performance FPGA controller for digital control of power electronics applications. In: IEEE 6th International Power Electronics and Motion Control Conference, IPEMC 2009, pp. 1425–1429, 17–20 May 2009
7.
go back to reference Ng, E., Oo, K.: Low Power Gbit/sec Low Voltage Differential Signaling I/O System. Electrical Engineering and Computer Science, University of California, Berkeley Ng, E., Oo, K.: Low Power Gbit/sec Low Voltage Differential Signaling I/O System. Electrical Engineering and Computer Science, University of California, Berkeley
Metadata
Title
Design of High-Speed LVDS Data Communication Link Using FPGA
Authors
Shraddha Shukla
Jitendra P. Chaudhari
Rikin J. Nayak
Hiren K. Mewada
Copyright Year
2018
DOI
https://doi.org/10.1007/978-3-319-63645-0_1

Premium Partner