Anzeige
Erschienen in:
2018 | OriginalPaper | Buchkapitel
Design of High-Speed LVDS Data Communication Link Using FPGA
verfasst von : Shraddha Shukla, Jitendra P. Chaudhari, Rikin J. Nayak, Hiren K. Mewada
Erschienen in: Information and Communication Technology for Intelligent Systems (ICTIS 2017) - Volume 2
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Abstract
This paper proposed the design and implementation of high speed communication link between two FPGAs using LVDS driver using 100 MHz clock. Initially Asynchronous and Synchronous communication are discussed and then synchronous communication is used for LVDS data communication. The speed of the communication is sensitive to the noise and sampling of the data at the receiver end. Therefore, the differential signal voltage level and sampling at the falling edge of clock are proposed in the design to maintain the high speed.