Top

Published in:

2024 | OriginalPaper | Chapter

Design-Space Exploration of Conventional/Non-conventional Techniques for XOR/XNOR Cell

Authors : Uma Sharma, Mansi Jhamb

Published in: Micro and Nanoelectronics Devices, Circuits and Systems

Publisher: Springer Nature Singapore

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

This paper provides an in-depth analysis of the different conventional and non-conventional design methods utilized for XOR/XNOR cells, which serve as the fundamental circuit for many high computational arithmetic logic circuits in low-voltage low-power VLSI designs. The ultimate goal of any researcher is to optimize the circuit performance in order to decrease the power consumption of the circuit while maintaining minimum area requirement and higher speed. In this work, challenges of conventional and non-conventional design methodologies have been discussed. A comparative analysis of various XOR/XNOR cells that are available in the literature has also been done. In this research, it is found that if carbon nanotube field effect transistor (CNTFET) technology is used at lower technology node, the circuit’s performance increases in term of speed while floating gate metal oxide semiconductor (FGMOS) technology shows better performance in term of power consumption. FinFET technology is also discussed in this treatise. Unavailability of appropriate simulation model and the complex fabrication process are the major challenges for the non-conventional technologies.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

previous chapter Design of High-Speed SRAM Cell Using FinFET Technology

next chapter A Review on Neural Amplifier Design for Brain–Machine Interface

J. Kandpal, A. Tomar, M. Agarwal, K.K. Sharma, High-speed hybrid-logic full adder using high-performance 10-T XOR–XNOR cell. IEEE Trans. Very Large-Scale Integr. (VLSI) Syst. 28(6), 1413–1422 (2020). https://doi.org/10.1109/tvlsi.2020.2983850

U. Sharma, M. Jhamb, Efficient design of FGMOS-based low-power low-voltage XOR gate. Circuits Syst. Signal Process. (2022). https://doi.org/10.1007/s00034-022-02239-5CrossRef

U. Sharma, M. Jhamb, A novel design of voltage and temperature resilient 9-T domino logic XOR /XNOR cell. Circuits Syst. Signal Process. 41, 6314–6332 (2022). https://doi.org/10.1007/s00034-022-02085-5CrossRef

R. Gupta, R. Gupta, S. Sharma, A high-speed, low-power, and area-efficient FGMOS-based full adder. IETE J. Res. 68(3), 2305–2311 (2019). https://doi.org/10.1080/03772063.2019.1700833CrossRef

S. Garg, T.K. Gupta, Low leakage domino logic circuit for wide fan in gates using CNTFET. IET Circuits Devices Syst. 13(2), 163–173 (2019). https://doi.org/10.1049/iet-cds.2018.5135CrossRef

J. Kandpal, A. Tomar, M. Agarwal, Design and implementation of 20-T hybrid full adder for high-performance arithmetic applications. Microelectron. J. 115, 105205 (2021). https://doi.org/10.1016/j.mejo.2021.105205CrossRef

S. Garg, T.K. Gupta, Low power domino logic circuits in deep-submicron technology using CMOS. Eng. Sci. Technol. Int. J. 21(4), 625–638 (2018). https://doi.org/10.1016/j.jestch.2018.06.013CrossRef

M. Gries, Methods for evaluating and covering the design space during early design development. Integration 38(2), 131–183 (2004)CrossRef

F. Khateb, S. Bay, A. Dabbous, S. Vlassis, A survey of non-conventional techniques for low-voltage low-power analog circuit design. Radioengineering 22 (2013)

10.

A. Bellaouar, M.I. Elmasry, Low-voltage low-power VLSI CMOS circuit design. Low-Power Digit. VLSI Des. 1995, 115–256 (1995). https://doi.org/10.1007/978-1-4615-2355-0_4CrossRef

11.

C. Svensson, A. Alvandpour, Low power and low voltage CMOS digital circuit techniques. In: Proceedings of the 1998 International Symposium on Low Power Electronics and Design—ISLPED’98 (1998). https://doi.org/10.1145/280756.280759

12.

K. Kaur, S.S. Gill, N. Kaur, A review on non-conventional analog circuit design techniques for low voltage low power operation. Int. J. Res. Advent Technol. 7(5), 567–572 (2019). https://doi.org/10.32622/ijrat.752019341

13.

International Technology Roadmap for Semiconductors Archived August 25, 2011, at the Wayback Machine 2009 Edition.

14.

S.-M. Kang, CMOS Digital Integrated Circuits: Analysis and Design (McGraw-Hill, New York, 1996)

15.

P. Srivastava, A. Islam, CNFET-based design of resilient MCML XOR/XNOR circuit at 16-NM technology node. Ind. J. Eng. Mater. Sci. 22(3), 261–267 (2015)

16.

S.K. Sinha, S. Chaudhury, Comparative study of leakage power in CNTFET over MOSFET device. J. Semicond. 35(11), 114002 (2014). https://doi.org/10.1088/1674-4926/35/11/114002CrossRef

17.

F. Zahoor, F.A. Hussin, F.A. Khanday, M.R. Ahmad, I. Mohd Nawi, C.Y. Ooi, F.Z. Rokhani, Carbon nanotube field effect transistor (CNTFET) and resistive random access memory (RRAM) based ternary combinational logic circuits. Electronics 10, 79 (2021). https://doi.org/10.3390/electronics10010079.

18.

A.K. Kuna, K. Kandpal, K.B. Teja, An investigation of FinFET based digital circuits for low power applications, in 2017 International Conference on Circuit, Power and Computing Technologies (ICCPCT) (2017). https://doi.org/10.1109/iccpct.2017.8074280

19.

S.K. Saha, Overview of FinFET device technology, in FinFET Devices for VLSI Circuits and Systems (2020), pp. 133-150. https://doi.org/10.1201/9780429504839-4

20.

M. Rostami, K. Mohanram, Dual-Vth independent-gate FinFETs for low power logic circuits (PDF). IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(3), 337–349 (2011)CrossRef

21.

H. Lee et al., Sub-5 nm all-around gate FinFET for ultimate scaling, in 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers (2006), pp. 58–59. https://doi.org/10.1109/VLSIT.2006.1705215

22.

E. Rodriguez-Villegas, Low power and low voltage circuit design with the FGMOS transistor. IET (2006)

23.

R. Gupta, R. Gupta, S. Sharma, Applications of floating-gate Mosfet in the design of inverter and ring oscillator. Electr. Electron. Eng.: Int. J. 5(2), 37–49 (2016). https://doi.org/10.14810/elelij.2016.5204

24.

E. Rodriguez-Villegas, M. Jimenez, R.G. Carvajal, On dealing with the charge trapped in floating—Gate MOS (FGMOS) transistors. IEEE Trans. Circuits Syst. II Express Briefs 54(2), 156–160 (2007). https://doi.org/10.1109/tcsii.2006.886226CrossRef

25.

H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new XOR and XNOR gates. IEEE Trans. Very Large-Scale Integr. (VLSI) Syst. 26(8), 1481–1493 (2018). https://doi.org/10.1109/tvlsi.2018.2820999

26.

R. Zimmermann, W. Fichtner, Low-power logic styles: CMOS versus pass-transistor logic. IEEE J. Solid-State Circuits 32(7), 1079–1090 (1997). https://doi.org/10.1109/4.597298CrossRef

27.

D. Radhakrishnan, Low-voltage low-power CMOS full adder. IEE Proc. Circuits Devices Syst. 148(1), 19 (2001). https://doi.org/10.1049/ip-cds:20010170CrossRef

28.

T. Sharma, L. Kumre, A comparative performance analysis of CMOS XOR XNOR circuits, in 2017 International Conference on Recent Innovations in Signal processing and Embedded Systems (RISE) (2017). https://doi.org/10.1109/rise.2017.8378202

29.

J.-M. Wang, S.-C. Fang, W.-S. Feng, New efficient designs for XOR and XNOR functions on the transistor level. IEEE J. Solid-State Circuits 29(7), 780–786 (1994)CrossRef

30.

H. Naseri, S. Timarchi, Low-power and fast full adder by exploring new XOR and XNOR gates. IEEE Trans. Very Large Scale Integr. Syst. 26(8), 1481–1493 (2018). https://doi.org/10.1109/tvlsi.2018.2820999

31.

M.A. Valashani, S. Mirzakuchaki, A novel fast, low-power and high-performance XOR-XNOR cell, in 2016 IEEE International Symposium on Circuits and Systems (ISCAS) (2016). https://doi.org/10.1109/iscas.2016.7527335.

32.

M. Aguirre-Hernandez, M. Linares-Aranda, CMOS full-adders for energy-efficient arithmetic applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 19(4), 718–721 (2011)

33.

Hajiqasemi, M., Beitollahi, H.: A novel design of domino XOR gate, in 25th International Computer Conference, Computer Society of Iran (CSICC), Jan 2020

34.

A. Khan, S. Wairya, Performance evaluation of highly efficient XOR and XOR-XNOR topologies using CNTFET for nano-computation. Int. J. Comput. Digit. Syst. 12(1), 225–236 (2022). https://doi.org/10.12785/ijcds/120120

35.

A. Islam, A. Imran, M. Hasan. Variability analysis and finfet-based design of XOR and XNOR circuit, in 2011 2nd International Conference on Computer and Communication Technology (ICCCT-2011) (2011). https://doi.org/10.1109/iccct.2011.6075163

36.

P. Srivastava, A.K. Dwivedi, A. Islam, Power- and variability-aware design of finfet-based XOR circuit at nanoscale regime, in 2014 IEEE International Conference on Advanced Communications, Control and Computing Technologies (2014). https://doi.org/10.1109/icaccct.2014.7019481

37.

U. Sharma, M. Jhamb, A 0.7 V 0.144 µW frequency divider design with CNTFET-based master slave D-flip flop, in Lecture Notes in Electrical Engineering, pp. 387–395. https://doi.org/10.1007/978-981-16-3767-4_37

38.

S. Musala, A. Srinivasulu, FinFET based 4-BIT input XOR/XNOR logic circuit, in 2016 International Conference on Applied Electronics (AE) (2016). https://doi.org/10.1109/ae.2016.7577277

39.

N. Yadav, S. Khandelwal, S. Akashe, Design and analysis of FINFET pass transistor based XOR and XNOR circuits at 45 nm technology, in 2013 International Conference on Control, Computing, Communication and Materials (ICCCCM) (2013). https://doi.org/10.1109/iccccm.2013.6648909

40.

Z. Zhao, A. Srivastava, L. Peng, S.P. Mohanty, A multiple input floating gate based arithmetic logic unit with a feedback loop for digital calibration. J. Low Power Electron. 14(4), 535–547 (2018). https://doi.org/10.1166/jolpe.2018.1585CrossRef

Title: Design-Space Exploration of Conventional/Non-conventional Techniques for XOR/XNOR Cell
Authors: Uma Sharma
Mansi Jhamb
Publisher: Springer Nature Singapore
Book: Micro and Nanoelectronics Devices, Circuits and Systems
Print ISBN: 978-981-9944-94-1

Electronic ISBN: 978-981-9944-95-8

Copyright Year: 2024
DOI: https://doi.org/10.1007/978-981-99-4495-8_27