Skip to main content
Top

2021 | OriginalPaper | Chapter

Digital Fault Detection Techniques: A Review

Authors : Vivekananda Mukherjee, Pradip Kumar Ghosh, Manabendra Maiti, Judhajit Sanyal

Published in: Computers and Devices for Communication

Publisher: Springer Singapore

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

The testing and detection of faults in digital circuits has become extremely relevant to both industry as well as academia in recent years. Effective and cheap testing procedures and algorithms help to decrease the manufacturing costs for digital circuits to a significant extent. The present work discusses state-of-the-art digital fault detection techniques. Specific emphasis is laid on a relatively new class of techniques that employ machine learning techniques to classify and detect faults in digital circuits and systems, especially focusing on Bayesian networks and support vector machines (SVMs). The work is concluded by the proposal of a machine learning-based fault probability estimation technique and brief deliberations on the enhancements that can be made in future to the technique.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Vinarskii, E., Laputenko, A., López, J., Kushik, N.: Testing digital circuits: studying the increment of the number of states and estimating the fault coverage. In: 2018 19th International Conference of Young Specialists on Micro/Nanotechnologies and Electron Devices (EDM), Erlagol, pp. 6403–6408 (2018) Vinarskii, E., Laputenko, A., López, J., Kushik, N.: Testing digital circuits: studying the increment of the number of states and estimating the fault coverage. In: 2018 19th International Conference of Young Specialists on Micro/Nanotechnologies and Electron Devices (EDM), Erlagol, pp. 6403–6408 (2018)
2.
go back to reference Stratigopoulos, H., Streitwieser, C.: Adaptive test with test escape estimation for mixed-signal ICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(10), 2125–2138 (2018)CrossRef Stratigopoulos, H., Streitwieser, C.: Adaptive test with test escape estimation for mixed-signal ICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(10), 2125–2138 (2018)CrossRef
3.
go back to reference Jürimägi, L., Ubar, R.: Conditional fault collapsing in digital circuits with shared structurally synthesized BDDs. In: 2018 16th Biennial Baltic Electronics Conference (BEC), Tallinn, pp. 1–4 (2018) Jürimägi, L., Ubar, R.: Conditional fault collapsing in digital circuits with shared structurally synthesized BDDs. In: 2018 16th Biennial Baltic Electronics Conference (BEC), Tallinn, pp. 1–4 (2018)
4.
go back to reference Hirai, S., Yotsuyanagi, H., Hashizume, M.: Test time reduction on testing delay faults in 3D ICs using boundary scan design. In: 2018 IEEE 27th Asian Test Symposium (ATS), Hefei, pp. 7–12 (2018) Hirai, S., Yotsuyanagi, H., Hashizume, M.: Test time reduction on testing delay faults in 3D ICs using boundary scan design. In: 2018 IEEE 27th Asian Test Symposium (ATS), Hefei, pp. 7–12 (2018)
5.
go back to reference Benites, L.A.C., Kastensmidt, F.L.: Automated design flow for applying triple modular redundancy (TMR) in complex digital circuits. In: 2018 IEEE 19th Latin-American Test Symposium (LATS), Sao Paulo, pp. 1–4 (2018) Benites, L.A.C., Kastensmidt, F.L.: Automated design flow for applying triple modular redundancy (TMR) in complex digital circuits. In: 2018 IEEE 19th Latin-American Test Symposium (LATS), Sao Paulo, pp. 1–4 (2018)
6.
go back to reference Boutobza, S., Popa, S., Costa, A.: An automatic testbench generator for test patterns validation. In: 2018 IEEE East-West Design & Test Symposium (EWDTS), Kazan, pp. 1–11 (2018) Boutobza, S., Popa, S., Costa, A.: An automatic testbench generator for test patterns validation. In: 2018 IEEE East-West Design & Test Symposium (EWDTS), Kazan, pp. 1–11 (2018)
7.
go back to reference Dilip, P.S., Somanathan, G.R., Bhakthavatchalu, R.: Reseeding LFSR for test pattern generation. In: 2019 International Conference on Communication and Signal Processing (ICCSP), Chennai, India, pp. 0921–0925 (2019) Dilip, P.S., Somanathan, G.R., Bhakthavatchalu, R.: Reseeding LFSR for test pattern generation. In: 2019 International Conference on Communication and Signal Processing (ICCSP), Chennai, India, pp. 0921–0925 (2019)
8.
go back to reference Bozzoli, L., Sterpone, L.: MATS**: an on-line testing approach for reconfigurable embedded memories. In: 2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Chicago, IL, pp. 1–6 (2018) Bozzoli, L., Sterpone, L.: MATS**: an on-line testing approach for reconfigurable embedded memories. In: 2018 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Chicago, IL, pp. 1–6 (2018)
9.
go back to reference Drozd, O., Kuznietsov, M., Martynyuk, O., Drozd, M.: A method of the hidden faults elimination in FPGA projets for the critical applications. In: 2018 IEEE 9th International Conference on Dependable Systems, Services and Technologies (DESSERT), Kiev, pp. 218–221 (2018) Drozd, O., Kuznietsov, M., Martynyuk, O., Drozd, M.: A method of the hidden faults elimination in FPGA projets for the critical applications. In: 2018 IEEE 9th International Conference on Dependable Systems, Services and Technologies (DESSERT), Kiev, pp. 218–221 (2018)
10.
go back to reference Drozd, A., Kuznietsov, M., Antoshchuk, S., Martynyuk, A., Drozd, M., Sulima, J.: Evolution of a problem of the hidden faults in the digital components of safety-related systems. In: 2018 IEEE East-West Design & Test Symposium (EWDTS), Kazan, pp. 1–5 (2018) Drozd, A., Kuznietsov, M., Antoshchuk, S., Martynyuk, A., Drozd, M., Sulima, J.: Evolution of a problem of the hidden faults in the digital components of safety-related systems. In: 2018 IEEE East-West Design & Test Symposium (EWDTS), Kazan, pp. 1–5 (2018)
11.
go back to reference Nemikumar Mandaogade, N., Ingole, P.V.: Development of fault diagnosis system using fault injection for discrete architectures. In: 2018 Fourth International Conference on Computing Communication Control and Automation (ICCUBEA), Pune, India, pp. 1–6 (2018) Nemikumar Mandaogade, N., Ingole, P.V.: Development of fault diagnosis system using fault injection for discrete architectures. In: 2018 Fourth International Conference on Computing Communication Control and Automation (ICCUBEA), Pune, India, pp. 1–6 (2018)
12.
go back to reference Singh, A., Kar, M., Chawla, N., Mukhopadhyay, S.: Mitigating power supply glitch based fault attacks with fast all-digital clock modulation circuit. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, pp. 19–24 (2019) Singh, A., Kar, M., Chawla, N., Mukhopadhyay, S.: Mitigating power supply glitch based fault attacks with fast all-digital clock modulation circuit. In: 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy, pp. 19–24 (2019)
13.
go back to reference Hahanov, V., Gharibi, W., Litvinova, E., Chumachenko, S.: Qubit-driven fault simulation. In: 2019 IEEE Latin American Test Symposium (LATS), Santiago, Chile, pp. 1–7 (2019) Hahanov, V., Gharibi, W., Litvinova, E., Chumachenko, S.: Qubit-driven fault simulation. In: 2019 IEEE Latin American Test Symposium (LATS), Santiago, Chile, pp. 1–7 (2019)
14.
go back to reference Singar, S., Ghosh, P.K.: Fault-free D-latch configurations for low power applications. J. Nanoelectron. Optoelectron. 12, 1–7 (2017) Singar, S., Ghosh, P.K.: Fault-free D-latch configurations for low power applications. J. Nanoelectron. Optoelectron. 12, 1–7 (2017)
15.
go back to reference Ascari, L.C., Araki, L.Y., Pozo, A.R.T., Vergilio, S.R.: Exploring machine learning techniques for fault localization. In: 2009 10th Latin American Test Workshop, Buzios, Rio de Janeiro, pp. 1–6 (2009) Ascari, L.C., Araki, L.Y., Pozo, A.R.T., Vergilio, S.R.: Exploring machine learning techniques for fault localization. In: 2009 10th Latin American Test Workshop, Buzios, Rio de Janeiro, pp. 1–6 (2009)
16.
go back to reference Sargolzaei, A., Crane, C.D., Abbaspour, A., Noei, S.: A machine learning approach for fault detection in vehicular cyber-physical systems. In: 2016 15th IEEE International Conference on Machine Learning and Applications (ICMLA), Anaheim, CA, pp. 636–640 (2016) Sargolzaei, A., Crane, C.D., Abbaspour, A., Noei, S.: A machine learning approach for fault detection in vehicular cyber-physical systems. In: 2016 15th IEEE International Conference on Machine Learning and Applications (ICMLA), Anaheim, CA, pp. 636–640 (2016)
17.
go back to reference Cai, B., Huang, L., Xie, M.: Bayesian networks in fault diagnosis. IEEE Trans. Ind. Inform. 13(5), 2227–2240 (2017)CrossRef Cai, B., Huang, L., Xie, M.: Bayesian networks in fault diagnosis. IEEE Trans. Ind. Inform. 13(5), 2227–2240 (2017)CrossRef
18.
go back to reference Yuan, H., Zhao, X., Yu, L.: A distributed Bayesian algorithm for data fault detection in wireless sensor networks. In: 2015 International Conference on Information Networking (ICOIN), Cambodia, pp. 63–68 (2015) Yuan, H., Zhao, X., Yu, L.: A distributed Bayesian algorithm for data fault detection in wireless sensor networks. In: 2015 International Conference on Information Networking (ICOIN), Cambodia, pp. 63–68 (2015)
19.
go back to reference Zheng, Y., Mao, S., Liu, S., Wong, D.S., Wang, Y.: Normalized relative RBC-based minimum risk Bayesian decision approach for fault diagnosis of industrial process. IEEE Trans. Ind. Electron. 63(12), 7723–7732 (2016)CrossRef Zheng, Y., Mao, S., Liu, S., Wong, D.S., Wang, Y.: Normalized relative RBC-based minimum risk Bayesian decision approach for fault diagnosis of industrial process. IEEE Trans. Ind. Electron. 63(12), 7723–7732 (2016)CrossRef
20.
go back to reference Atoui, M.A., Verron, S., Kobi, A.: PCA in a Bayesian framework for fault detection. In: 11th IEEE International Conference on Control & Automation (ICCA), Taichung, pp. 354–359 (2014) Atoui, M.A., Verron, S., Kobi, A.: PCA in a Bayesian framework for fault detection. In: 11th IEEE International Conference on Control & Automation (ICCA), Taichung, pp. 354–359 (2014)
Metadata
Title
Digital Fault Detection Techniques: A Review
Authors
Vivekananda Mukherjee
Pradip Kumar Ghosh
Manabendra Maiti
Judhajit Sanyal
Copyright Year
2021
Publisher
Springer Singapore
DOI
https://doi.org/10.1007/978-981-15-8366-7_2