Skip to main content
Top

2021 | OriginalPaper | Chapter

Efficient Memory Parity Check Matrix Optimization for Low Latency Quasi Cyclic LDPC Decoder

Authors : Mhammed Benhayoun, Mouhcine Razi, Anas Mansouri, Ali Ahaitouf

Published in: Proceedings of the 2nd International Conference on Electronic Engineering and Renewable Energy Systems

Publisher: Springer Singapore

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Implementation of Low Density Parity Check (LDPC) decoders using conventional algorithms such as LLR BP or Min-Sum requires large amount of memory resources for storing the parity check matrix. This paper presents a soft implementation of irregular LDPC decoding for Wimax application, which achieve better BER performance and faster convergence with less memory requirement. The proposed construction reduce the memory required for loading the LDPC parity-check matrix by up to 98%, and subsequently reduce the decoding latency to 0.7 ms by iteration.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
2.
3.
go back to reference Digital Video Broadcasting (DVB) (2009) Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications (DVB-S2), ETSI EN 302 307, V1.2.1, April 2009 Digital Video Broadcasting (DVB) (2009) Second generation framing structure, channel coding and modulation systems for Broadcasting, Interactive Services, News Gathering and other broadband satellite applications (DVB-S2), ETSI EN 302 307, V1.2.1, April 2009
4.
go back to reference IEEE (2006) IEEE Std. 802.16e-2005 and IEEE Std.802.16-2004/Cor1-2005 IEEE (2006) IEEE Std. 802.16e-2005 and IEEE Std.802.16-2004/Cor1-2005
6.
go back to reference Ngangom L, Manikandan V (2013) Efficient memory optimization and high throughput decoding architecture based on LDPC codes. In: 2013 international conference on information communication and embedded systems (ICICES) Ngangom L, Manikandan V (2013) Efficient memory optimization and high throughput decoding architecture based on LDPC codes. In: 2013 international conference on information communication and embedded systems (ICICES)
7.
go back to reference Benhayoun M, Razi M, Mansouri A, Ahaitouf A (2019) New memory load optimization approach for software implementation of irregular LDPC encoder/decoder. In: 2019 international conference on wireless technologies, embedded and intelligent systems (WITS). https://doi.org/10.1109/wits.2019.8723841 Benhayoun M, Razi M, Mansouri A, Ahaitouf A (2019) New memory load optimization approach for software implementation of irregular LDPC encoder/decoder. In: 2019 international conference on wireless technologies, embedded and intelligent systems (WITS). https://​doi.​org/​10.​1109/​wits.​2019.​8723841
8.
go back to reference Malema GA (2007) Low-density-parity-check codes: Construction and implementation. Ph.D. thesis, The University of Adelaide, Australia, 18 November 2007 Malema GA (2007) Low-density-parity-check codes: Construction and implementation. Ph.D. thesis, The University of Adelaide, Australia, 18 November 2007
9.
go back to reference Jin H, Khandekar A, McEliece R (2000) Irregular repeat-accumulate codes. In: Second international conference on turbo codes, September 2000 Jin H, Khandekar A, McEliece R (2000) Irregular repeat-accumulate codes. In: Second international conference on turbo codes, September 2000
10.
go back to reference Li Z, Chen L, Zeng L, Lin S, Fong W (2005) Efficient encoding of low-density parity-check codes. In: Proceedings Global Telecommunications Conference (Globecom), vol 3, pp 1205–1210, December 2005 Li Z, Chen L, Zeng L, Lin S, Fong W (2005) Efficient encoding of low-density parity-check codes. In: Proceedings Global Telecommunications Conference (Globecom), vol 3, pp 1205–1210, December 2005
11.
go back to reference Chen Y, Parhi KK (2004) Overlapped message passing for quasi-cyclic low density parity check codes. IEEE Trans Circuits Syst I, Reg Papers 51(6):1106–1113MathSciNetCrossRef Chen Y, Parhi KK (2004) Overlapped message passing for quasi-cyclic low density parity check codes. IEEE Trans Circuits Syst I, Reg Papers 51(6):1106–1113MathSciNetCrossRef
12.
go back to reference Dai Y, Yan Z (2005) Optimal overlapped message passing decoding for quasi-cyclic low-density parity-check codes. In: Proceedings Global Telecommunications Conference (Globecom), vol 4, pp 2395–2399, December 2005 Dai Y, Yan Z (2005) Optimal overlapped message passing decoding for quasi-cyclic low-density parity-check codes. In: Proceedings Global Telecommunications Conference (Globecom), vol 4, pp 2395–2399, December 2005
13.
go back to reference Shimizu K, Ishikawa T, Togawa N, Ikenaga T, Goto S (2005) Partially-parallel LDPC decoder based on high-efficiency message-passing algorithm. In: Proceedings International Conference Computer Design (ICCD), pp 503–510, October 2005 Shimizu K, Ishikawa T, Togawa N, Ikenaga T, Goto S (2005) Partially-parallel LDPC decoder based on high-efficiency message-passing algorithm. In: Proceedings International Conference Computer Design (ICCD), pp 503–510, October 2005
14.
go back to reference Ji W, Hamaminato M, Nakyama H, Goto S (2010) Self-adjustable offset minsum algorithm for ISDB-S2 LDPC decoder. IEICE Electron. Expr. 7(17):1283–1289CrossRef Ji W, Hamaminato M, Nakyama H, Goto S (2010) Self-adjustable offset minsum algorithm for ISDB-S2 LDPC decoder. IEICE Electron. Expr. 7(17):1283–1289CrossRef
Metadata
Title
Efficient Memory Parity Check Matrix Optimization for Low Latency Quasi Cyclic LDPC Decoder
Authors
Mhammed Benhayoun
Mouhcine Razi
Anas Mansouri
Ali Ahaitouf
Copyright Year
2021
Publisher
Springer Singapore
DOI
https://doi.org/10.1007/978-981-15-6259-4_5