Skip to main content
Top
Published in: Microsystem Technologies 5/2019

24-05-2017 | Technical Paper

Hafnium oxide based cylindrical junctionless double surrounding gate (CJLDSG) MOSFET for high speed, high frequency digital and analog applications

Authors: Sonam Rewari, Vandana Nath, Subhasis Haldar, S. S. Deswal, R. S. Gupta

Published in: Microsystem Technologies | Issue 5/2019

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

In this paper Hafnium Oxide (HfO2) based cylindrical Junctionless Double Surrounding Gate (CJLDSG) MOSFET has been analyzed for various metrics of device performance. HfO2 based CJLDSG MOSFET has been compared with HfO2 based Cylindrical Junctionless Surrounding Gate (CJLSG) MOSFET and Silicon Oxide (SiO2) based CJLDSG MOSFET and CJLSG MOSFET. It has been observed that HfO2 based CJLDSG MOSFET shows improved analog performance in terms of higher drain current, higher transconductance, higher output conductance (gd), higher Transconductance Generation Factor (TGF), higher Early Voltage (VEA), Maximum Transducer Power Gain (MTPG), Current Gain and Subthreshold Slope (SS) close to 60 mV/decade. HfO2 based CJLDSG MOSFET shows lower channel resistance. The Cut Off Frequency (fT) and Frequency Transconductance Product (FTP) of HfO2 based CJLDSG MOSFET is maximum among all and it also offers highest frequency of operation. It also shows higher Ion/Ioff ratio. Thus, making HfO2 based CJLDSG MOSFET an ultimate device for high speed, high frequency digital and analog applications.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
go back to reference ATLAS (2015) 3D device simulator, SILVACO International, 2015 ATLAS (2015) 3D device simulator, SILVACO International, 2015
go back to reference Chen Y, Kang W (2012) Experimental study and modeling of double– surrounding-gate and cylindrical silicon–on-nothing MOSFETs. Microelectron Eng 97:138–143CrossRef Chen Y, Kang W (2012) Experimental study and modeling of double– surrounding-gate and cylindrical silicon–on-nothing MOSFETs. Microelectron Eng 97:138–143CrossRef
go back to reference Colinge J, Lee C, Afzalian A, Akhavan N, Yan R, Ferain I, Razavi P, O’Neill B, Blake A, White M, Kelleher AM, McCarthy B, Murphy R (2010) Nanowire transistor without junctions. Nat Nanotechnol 5(3):225–229CrossRef Colinge J, Lee C, Afzalian A, Akhavan N, Yan R, Ferain I, Razavi P, O’Neill B, Blake A, White M, Kelleher AM, McCarthy B, Murphy R (2010) Nanowire transistor without junctions. Nat Nanotechnol 5(3):225–229CrossRef
go back to reference Gnani E, Reggiani S, Baccarani G (2007) Effect of high—k (HfO2) gate dielectrics in double—gate and cylindrical-nanowire FETs scaled to the ultimate technology nodes. IEEE Trans Nanotechnol 6(1):90–96CrossRef Gnani E, Reggiani S, Baccarani G (2007) Effect of high—k (HfO2) gate dielectrics in double—gate and cylindrical-nanowire FETs scaled to the ultimate technology nodes. IEEE Trans Nanotechnol 6(1):90–96CrossRef
go back to reference Jeon D-Y, Park SJ, Mouis M, Barraud S, Kim G-T, Ghibaudo G (2013) Low-temperature electrical characterization of junctionless transistors. Solid State Electron 80:135–141CrossRef Jeon D-Y, Park SJ, Mouis M, Barraud S, Kim G-T, Ghibaudo G (2013) Low-temperature electrical characterization of junctionless transistors. Solid State Electron 80:135–141CrossRef
go back to reference Jimenez D, Saenz JJ, Iniguez B, Sune J, Marsal LF, Pallares J (2004) Modeling of Nanoscale Gate-All-Around MOSFETs. IEEE Electron Device Lett 25(5):314–316CrossRef Jimenez D, Saenz JJ, Iniguez B, Sune J, Marsal LF, Pallares J (2004) Modeling of Nanoscale Gate-All-Around MOSFETs. IEEE Electron Device Lett 25(5):314–316CrossRef
go back to reference Kumar P, Joy D and Jeblin BK (2013) “Nanoscale tri-gate MOSFET for Ultra low power applications using high-k dielectrics,” Nanoelectronics, 2013. In: INEC 2013, 5th IEEE international conference on, 2–4 Jan 2013, pp 12–19 Kumar P, Joy D and Jeblin BK (2013) “Nanoscale tri-gate MOSFET for Ultra low power applications using high-k dielectrics,” Nanoelectronics, 2013. In: INEC 2013, 5th IEEE international conference on, 2–4 Jan 2013, pp 12–19
go back to reference Lee BH, Kang L, Nieh R, Qi W-J, Lee JC (2000) Thermal stability and electrical characteristics of ultrathin hafnium oxide gate dielectric reoxidized with rapid thermal annealing. Appl Phys Lett 76:1926. doi:10.1063/1.126214 CrossRef Lee BH, Kang L, Nieh R, Qi W-J, Lee JC (2000) Thermal stability and electrical characteristics of ultrathin hafnium oxide gate dielectric reoxidized with rapid thermal annealing. Appl Phys Lett 76:1926. doi:10.​1063/​1.​126214 CrossRef
go back to reference Lime F, Moldovan O, Iñiguez B (2014) A compact explicit model for long-channel gate-all-around junctionless MOSFETs. Part I: DC characteristics”. IEEE Trans Electron Devices 61(9):3036–3041CrossRef Lime F, Moldovan O, Iñiguez B (2014) A compact explicit model for long-channel gate-all-around junctionless MOSFETs. Part I: DC characteristics”. IEEE Trans Electron Devices 61(9):3036–3041CrossRef
go back to reference Rewari S, Haldar S, Nath V, Deswal SS, Gupta RS (2016) Numerical Modeling of subthreshold region of junctionless double surrounding gate MOSFET (JDSG). Superlattices Microstruct J 90:8–19CrossRef Rewari S, Haldar S, Nath V, Deswal SS, Gupta RS (2016) Numerical Modeling of subthreshold region of junctionless double surrounding gate MOSFET (JDSG). Superlattices Microstruct J 90:8–19CrossRef
go back to reference Srivastava VM, Singh G (2014) MOSFET technologies for double-pole four-throw radio-frequency switch. Springer, SwitzerlandCrossRef Srivastava VM, Singh G (2014) MOSFET technologies for double-pole four-throw radio-frequency switch. Springer, SwitzerlandCrossRef
go back to reference Srivastava VM, Yadav KS, Singh G (2011) Design and performance analysis of cylindrical surrounding double-gate MOSFET for RF switch. Microelectron Eng 42:1124–1135CrossRef Srivastava VM, Yadav KS, Singh G (2011) Design and performance analysis of cylindrical surrounding double-gate MOSFET for RF switch. Microelectron Eng 42:1124–1135CrossRef
go back to reference Srivastava VM, Yadav KS and Singh G (2012) “Drain current and noise model of cylindrical surrounding double gate MOSFET for RF Switch”. In: international conference on modeling, optimization and computing (ICMOC 2012), Procedia Engineering, pp 517–521, 2012 Srivastava VM, Yadav KS and Singh G (2012) “Drain current and noise model of cylindrical surrounding double gate MOSFET for RF Switch”. In: international conference on modeling, optimization and computing (ICMOC 2012), Procedia Engineering, pp 517–521, 2012
go back to reference Tekleab D, Falls W, Hung HT (2014) Hopewell Junction, “Silicon Nanotube MOSFET”, NY (US), Jeffery W. Sleight, Ridgefield, CT (US), Dureseti Chidambarrao, Weston, CT (US), US 2014/0061583 A1 Tekleab D, Falls W, Hung HT (2014) Hopewell Junction, “Silicon Nanotube MOSFET”, NY (US), Jeffery W. Sleight, Ridgefield, CT (US), Dureseti Chidambarrao, Weston, CT (US), US 2014/0061583 A1
go back to reference Yeo KH, Suk SD, Li M, Yeoh Y, Cho KH, Hong K-H, Yun S, Lee MS, Cho N, Lee K, Hwang D, Park B, Kim D-W, Park D and Ryu B-I (2006) “Gate-all-around (GAA) twin silicon nanowire MOSFET (TSNWFET) with 15 nm length gate and 4 nm radius nanowires.” In: IEDM Tech Dig, pp 1–4 Yeo KH, Suk SD, Li M, Yeoh Y, Cho KH, Hong K-H, Yun S, Lee MS, Cho N, Lee K, Hwang D, Park B, Kim D-W, Park D and Ryu B-I (2006) “Gate-all-around (GAA) twin silicon nanowire MOSFET (TSNWFET) with 15 nm length gate and 4 nm radius nanowires.” In: IEDM Tech Dig, pp 1–4
go back to reference Yu B, Lu H, Liu M, Taur Y (2007) Explicit continuous model for double gate and surrounding gate MOSFET. IEEE Trans Electron Device 54(10):2715–2722CrossRef Yu B, Lu H, Liu M, Taur Y (2007) Explicit continuous model for double gate and surrounding gate MOSFET. IEEE Trans Electron Device 54(10):2715–2722CrossRef
Metadata
Title
Hafnium oxide based cylindrical junctionless double surrounding gate (CJLDSG) MOSFET for high speed, high frequency digital and analog applications
Authors
Sonam Rewari
Vandana Nath
Subhasis Haldar
S. S. Deswal
R. S. Gupta
Publication date
24-05-2017
Publisher
Springer Berlin Heidelberg
Published in
Microsystem Technologies / Issue 5/2019
Print ISSN: 0946-7076
Electronic ISSN: 1432-1858
DOI
https://doi.org/10.1007/s00542-017-3436-3

Other articles of this Issue 5/2019

Microsystem Technologies 5/2019 Go to the issue