2012 | OriginalPaper | Chapter
High Speed BCD Adder
Authors : C. Sundaresan, C. V. S. Chaitanya, P. R. Venkateswaran, Somashekara Bhat, J. Mohan Kumar
Published in: Proceedings of the 2011 2nd International Congress on Computer Applications and Computational Science
Publisher: Springer Berlin Heidelberg
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
In recent trends managing, using and processing a high volume of data has become part of real time computation. As the importance of decimal arithmetic is growing in all financial, internet-based and commercial applications, more attention has to be paid for fast decimal data processing. Despite the widespread use of binary arithmetic, decimal computation remains essential for many applications, Decimal numbers are not only required whenever numbers are presented for human inspection, but also often used when fractions are involved. In this paper new design of high speed Binary Coded Decimal (BCD) addition is discussed.