Skip to main content
Top
Published in:
Cover of the book

2014 | OriginalPaper | Chapter

1. Introduction

Authors : Keren Bergman, Luca P. Carloni, Aleksandr Biberman, Johnnie Chan, Gilbert Hendry

Published in: Photonic Network-on-Chip Design

Publisher: Springer New York

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Over the past four decades the progress of computing systems was largely dominated by the underlying acceleration in microprocessor performance and extraordinary advances in semiconductor technology. Improved fabrication methods and increasing die sizes were manifested in Moore’s law, predicting in 1965 that the number of transistors integrated on a single die will be roughly doubled every two years [1]. Along with additional advances in circuit design techniques and processor microarchitectures, these improvements led to rapidly increasing clock speeds and to the extremely-high performance presented by CMOS-based microprocessors.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference G. E. Moore, “Cramming more components onto integrated circuits”, Electronics, vol. 38, no. 8, pp. 114–117, Apr. 1965. G. E. Moore, “Cramming more components onto integrated circuits”, Electronics, vol. 38, no. 8, pp. 114–117, Apr. 1965.
2.
go back to reference S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook, “TILE64 processor: A 64-core SoC with mesh interconnect”, in Solid-State Circuits Conference (ISSCC), 2008. IEEE International, Feb. 2008, pp. 88–598. S. Bell, B. Edwards, J. Amann, R. Conlin, K. Joyce, V. Leung, J. MacKay, M. Reif, L. Bao, J. Brown, M. Mattina, C.-C. Miao, C. Ramey, D. Wentzlaff, W. Anderson, E. Berger, N. Fairbanks, D. Khan, F. Montenegro, J. Stickney, and J. Zook, “TILE64 processor: A 64-core SoC with mesh interconnect”, in Solid-State Circuits Conference (ISSCC), 2008. IEEE International, Feb. 2008, pp. 88–598.
3.
go back to reference S. Clark, K. Haselhorst, K. Imming, J. Irish, D. Krolak,, and T. Ozguner, “Cell broadband engine interconnect and memory interface”, in Hot Chips 17, Aug. 2005. S. Clark, K. Haselhorst, K. Imming, J. Irish, D. Krolak,, and T. Ozguner, “Cell broadband engine interconnect and memory interface”, in Hot Chips 17, Aug. 2005.
4.
go back to reference J. Meindl, “Interconnect opportunities for gigascale integration”, Micro, IEEE, vol. 23, no. 3, pp. 28–35, May-Jun. 2003. J. Meindl, “Interconnect opportunities for gigascale integration”, Micro, IEEE, vol. 23, no. 3, pp. 28–35, May-Jun. 2003.
5.
go back to reference R. Ho, K. Mai, and M. Horowitz, “The future of wires”, Proceedings of the IEEE, vol. 89, no. 4, pp. 490–504, Apr. 2001. R. Ho, K. Mai, and M. Horowitz, “The future of wires”, Proceedings of the IEEE, vol. 89, no. 4, pp. 490–504, Apr. 2001.
6.
go back to reference N. Magen, A. Kolodny, U. Weiser, and N. Shamir, “Interconnect-power dissipation in a microprocessor”, in Proceedings of the 2004 international workshop on System level interconnect prediction (SLIP), Feb. 2004, pp. 7–13. N. Magen, A. Kolodny, U. Weiser, and N. Shamir, “Interconnect-power dissipation in a microprocessor”, in Proceedings of the 2004 international workshop on System level interconnect prediction (SLIP), Feb. 2004, pp. 7–13.
7.
go back to reference D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick, “A case for intelligent RAM”, Micro, IEEE, vol. 17, no. 2, pp. 34–44, Mar.-Apr. 1997. D. Patterson, T. Anderson, N. Cardwell, R. Fromm, K. Keeton, C. Kozyrakis, R. Thomas, and K. Yelick, “A case for intelligent RAM”, Micro, IEEE, vol. 17, no. 2, pp. 34–44, Mar.-Apr. 1997.
8.
go back to reference S. L. Graham, M. Snir, and C. A. Patterson, Getting Up to Speed, The Future of Supercomputing. The National Academies Press, 2006. S. L. Graham, M. Snir, and C. A. Patterson, Getting Up to Speed, The Future of Supercomputing. The National Academies Press, 2006.
9.
go back to reference J. Rosenberg, W. M. Green, A. Rylyakov, C. Schow, S. Assefa, B. G. Lee, C. Jahnes, Y. Vlasov, “Ultra-low-voltage micro-ring modulator integrated with a CMOS feed-forward equalization driver”, in Optical Fiber Communication Conference. Optical Society of America, Mar. 2011, p. OWQ4. J. Rosenberg, W. M. Green, A. Rylyakov, C. Schow, S. Assefa, B. G. Lee, C. Jahnes, Y. Vlasov, “Ultra-low-voltage micro-ring modulator integrated with a CMOS feed-forward equalization driver”, in Optical Fiber Communication Conference. Optical Society of America, Mar. 2011, p. OWQ4.
10.
go back to reference D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. Brown III, and A. Agarwal, “On-chip interconnection architecture of the Tile processor”, IEEE Micro, vol. 27, no. 5, pp. 15–31, Sep. 2007. D. Wentzlaff, P. Griffin, H. Hoffmann, L. Bao, B. Edwards, C. Ramey, M. Mattina, C.-C. Miao, J. F. Brown III, and A. Agarwal, “On-chip interconnection architecture of the Tile processor”, IEEE Micro, vol. 27, no. 5, pp. 15–31, Sep. 2007.
Metadata
Title
Introduction
Authors
Keren Bergman
Luca P. Carloni
Aleksandr Biberman
Johnnie Chan
Gilbert Hendry
Copyright Year
2014
Publisher
Springer New York
DOI
https://doi.org/10.1007/978-1-4419-9335-9_1