Advertisement
Published in:
2002 | OriginalPaper | Chapter
Microprocessor and Memory IC’s
Authors : Thomas D. Burd, Robert W. Brodersen
Published in: Energy Efficient Microprocessor Design
Publisher: Springer US
Included in: Professional Book Archive
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
The chip’s processor core implements the ARM V4 instruction set architecture (ISA) [6.1]. The implementation was derived from an RTL behavioral model (provided by ARM Ltd.) which fixed both the ISA as well as the processor core interface. However, both the custom physical implementation of the core, as well as the rest of the microprocessor design, were fully optimized for energy efficiency.