Skip to main content
Top
Published in: Journal of Computational Electronics 3/2018

20-06-2018

Novel design for a memristor-based full adder using a new IMPLY logic approach

Authors: Ahmad Karimi, Abdalhossein Rezai

Published in: Journal of Computational Electronics | Issue 3/2018

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

This paper presents and evaluates a novel approach based on material implementation to improve the performance of a 1-bit memristor-based full adder. In addition, two new efficient architectures are presented and evaluated for an 8-bit memristor-based full adder, serial memristor-based full adder and parallel-serial memristor-based full adder. Using the proposed approach, the number of required steps to accumulate the sum and carry-out in the proposed serial and parallel-serial 8-bit memristor-based full adder architectures is 168 and 56, respectively. Moreover, the number of required memristors in the proposed serial and parallel-serial memristor-based full adder architectures is 19 and 33, respectively. The evaluation results show that both delay and density are improved in the proposed architectures compared to other memristor-based full adder architectures.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Karimi, A., Rezai, A., Hajhashemkhani, M.M.: A novel design for ultra-low power pulse-triggered D-Flip-Flop with optimized leakage power. Integr. VLSI J. 60(1), 160–166 (2018)CrossRef Karimi, A., Rezai, A., Hajhashemkhani, M.M.: A novel design for ultra-low power pulse-triggered D-Flip-Flop with optimized leakage power. Integr. VLSI J. 60(1), 160–166 (2018)CrossRef
2.
go back to reference Rashidi, H., Rezai, A., Soltani, S.: High-performance multiplexer architecture for quantum-dot cellular automata. J. Comput. Electron. 15(3), 968–981 (2016)CrossRef Rashidi, H., Rezai, A., Soltani, S.: High-performance multiplexer architecture for quantum-dot cellular automata. J. Comput. Electron. 15(3), 968–981 (2016)CrossRef
3.
go back to reference Karimi, A., Rezai, A.: A design methodology to optimize the device performance in CNTFET. ECS J. Solid State Sci. Technol. 6(8), 97–102 (2017)CrossRef Karimi, A., Rezai, A.: A design methodology to optimize the device performance in CNTFET. ECS J. Solid State Sci. Technol. 6(8), 97–102 (2017)CrossRef
4.
go back to reference Colinge, J.P.: Multiple-gate SOI MOSFETs. Solid State Electron. 48(6), 897–905 (2004)CrossRef Colinge, J.P.: Multiple-gate SOI MOSFETs. Solid State Electron. 48(6), 897–905 (2004)CrossRef
6.
go back to reference Nguyen, V.H., Sohn, K.Y., Song, H.: On-printed circuit board emulator with controllability of pinched hysteresis loop for nanoscale \(\text{ TiO }_{2}\) thin-film memristor device. J. Comput. Electron. 15(3), 993–1002 (2016)CrossRef Nguyen, V.H., Sohn, K.Y., Song, H.: On-printed circuit board emulator with controllability of pinched hysteresis loop for nanoscale \(\text{ TiO }_{2}\) thin-film memristor device. J. Comput. Electron. 15(3), 993–1002 (2016)CrossRef
7.
go back to reference Kvatinsky, S., Belousov, D., Liman, S., Satat, G., Wald, N., Friedman, E.G., Kolodny, A., Weiser, U.C.: MAGIC-memristor aided logic. IEEE Trans. Circuits Syst. II Express Briefs 61(11), 895–899 (2014)CrossRef Kvatinsky, S., Belousov, D., Liman, S., Satat, G., Wald, N., Friedman, E.G., Kolodny, A., Weiser, U.C.: MAGIC-memristor aided logic. IEEE Trans. Circuits Syst. II Express Briefs 61(11), 895–899 (2014)CrossRef
8.
go back to reference Strukov, D.B., Stewart, D.R., Borghetti, J., Li, X., Pickett, M., Medeiros-Ribeiro, G., Robinett, W., Snider, G., Strachan, J.P., Wu, W., Xia, Q., JoshuaYang, J., Williams, R.S.: Hybrid CMOS/memristor circuits. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’10), pp. 1967–1970 (2010) Strukov, D.B., Stewart, D.R., Borghetti, J., Li, X., Pickett, M., Medeiros-Ribeiro, G., Robinett, W., Snider, G., Strachan, J.P., Wu, W., Xia, Q., JoshuaYang, J., Williams, R.S.: Hybrid CMOS/memristor circuits. In: Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS’10), pp. 1967–1970 (2010)
9.
go back to reference Kvatinsky, S., Wald, N., Satat, G., Friedman, E.G., Kolodny, A., Weiser, U.C.: Memristor-based material implication (IMPLY) logic: design principles and methodologies. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(10), 2054–2066 (2013)CrossRef Kvatinsky, S., Wald, N., Satat, G., Friedman, E.G., Kolodny, A., Weiser, U.C.: Memristor-based material implication (IMPLY) logic: design principles and methodologies. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(10), 2054–2066 (2013)CrossRef
10.
go back to reference Ho, Y., Huang, G., Li, P.: Dynamical properties and design analysis for nonvolatile memristor memories. IEEE Trans. Circuits Syst. I Regul. Pap. 58(4), 724–736 (2011)MathSciNetCrossRef Ho, Y., Huang, G., Li, P.: Dynamical properties and design analysis for nonvolatile memristor memories. IEEE Trans. Circuits Syst. I Regul. Pap. 58(4), 724–736 (2011)MathSciNetCrossRef
11.
go back to reference Shang, Y., Fei, W., Yu, H.: Analysis and modeling of internal state variables for dynamic effects of nonvolatile memory devices. IEEE Trans. Circuits Syst. I Regul. Pap. 59(9), 1906–1918 (2012)MathSciNetCrossRef Shang, Y., Fei, W., Yu, H.: Analysis and modeling of internal state variables for dynamic effects of nonvolatile memory devices. IEEE Trans. Circuits Syst. I Regul. Pap. 59(9), 1906–1918 (2012)MathSciNetCrossRef
13.
go back to reference Liu, K.C., Tzeng, W.H., Chang, K.M., Chan, Y.C., Kuo, C.C., Cheng, C.W.: The resistive switching characteristics of a Ti/Gd2O3/Pt RRAM device. Microelectron. Reliab. 50(5), 670–673 (2010)CrossRef Liu, K.C., Tzeng, W.H., Chang, K.M., Chan, Y.C., Kuo, C.C., Cheng, C.W.: The resistive switching characteristics of a Ti/Gd2O3/Pt RRAM device. Microelectron. Reliab. 50(5), 670–673 (2010)CrossRef
14.
go back to reference Borghetti, J., Snider, G.S., Kuekes, P.J., Yang, J.J., Stewart, D.R., Williams, R.S.: Memristives witches enable stateful logic operations via material implication. Nature 464, 873–876 (2010)CrossRef Borghetti, J., Snider, G.S., Kuekes, P.J., Yang, J.J., Stewart, D.R., Williams, R.S.: Memristives witches enable stateful logic operations via material implication. Nature 464, 873–876 (2010)CrossRef
15.
go back to reference Shaltoot, A.H., Madian, A.H.: Memristor based carry look ahead adder architectures. In: Proceedings of the IEEE International Mid-west Symposium on Circuits and Systems (MWSCAS’12), pp. 298–301 (2012) Shaltoot, A.H., Madian, A.H.: Memristor based carry look ahead adder architectures. In: Proceedings of the IEEE International Mid-west Symposium on Circuits and Systems (MWSCAS’12), pp. 298–301 (2012)
16.
go back to reference Lehtonen, E., Laiho, M.: Stateful implication logic with memristors. In: Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, pp. 33–36. IEEE Computer Society (2009) Lehtonen, E., Laiho, M.: Stateful implication logic with memristors. In: Proceedings of the 2009 IEEE/ACM International Symposium on Nanoscale Architectures, pp. 33–36. IEEE Computer Society (2009)
17.
go back to reference Wang, X., Deng, H., Feng, W., Yang, u., Chen, K.: Memristor-based XOR gate for full adder. In: 35th Chinese Control Conference (CCC), pp. 5847–5851 (2016) Wang, X., Deng, H., Feng, W., Yang, u., Chen, K.: Memristor-based XOR gate for full adder. In: 35th Chinese Control Conference (CCC), pp. 5847–5851 (2016)
18.
go back to reference Guckert, L., Swartzlander, E.E., Jun, Y.: Optimized memristor-based multipliers. IEEE Trans. Circuits Syst. I Regul. Pap. 64(2), 373–385 (2017)CrossRef Guckert, L., Swartzlander, E.E., Jun, Y.: Optimized memristor-based multipliers. IEEE Trans. Circuits Syst. I Regul. Pap. 64(2), 373–385 (2017)CrossRef
23.
go back to reference Teimoory, M., Amirsoleimani, A., Shamsi, J., Ahmadi, A., Alirezaee, S., Ahmadi, M.: Optimized implementation of memristor-based full adder by material implication logic. In: 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 562–565 (2014) Teimoory, M., Amirsoleimani, A., Shamsi, J., Ahmadi, A., Alirezaee, S., Ahmadi, M.: Optimized implementation of memristor-based full adder by material implication logic. In: 21st IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 562–565 (2014)
24.
go back to reference Teimoory, M., Amirsoleimani, A., Ahmadi A., Alirezaee, S., Salimpour, S., Ahmadi, M.: Memristor-based linear feedback shift register based on material implication logic. In: Circuit Theory and Design (ECCTD) European Conference on IEEE, pp. 1–4 (2015) Teimoory, M., Amirsoleimani, A., Ahmadi A., Alirezaee, S., Salimpour, S., Ahmadi, M.: Memristor-based linear feedback shift register based on material implication logic. In: Circuit Theory and Design (ECCTD) European Conference on IEEE, pp. 1–4 (2015)
25.
go back to reference Bickerstaff, K., Swartzlander, E.E.: Memristor-based arithmetic. In: Proceedings of the IEEE Conference on Asilomar Signals, Systems and Computers (ASILO-MAR’10), pp. 1173–1177 (2010) Bickerstaff, K., Swartzlander, E.E.: Memristor-based arithmetic. In: Proceedings of the IEEE Conference on Asilomar Signals, Systems and Computers (ASILO-MAR’10), pp. 1173–1177 (2010)
26.
go back to reference Shaltoot, A.H., Madian, A.H.: Memristor-based modified recoded-multiplicand systolic serial-parallel multiplier. In: Proceedings of the IEEE International Conference on Communications, Signal Processing, and their Applications (ICCSPA’13), pp. 1–5 (2013) Shaltoot, A.H., Madian, A.H.: Memristor-based modified recoded-multiplicand systolic serial-parallel multiplier. In: Proceedings of the IEEE International Conference on Communications, Signal Processing, and their Applications (ICCSPA’13), pp. 1–5 (2013)
27.
go back to reference Shin, S., Kim, K., Kang, S.M.: Reconfigurable stateful NOR gate for large-scale logic-array integrations. IEEE Trans. Circuits Syst. II Express Briefs 58(7), 442–446 (2011)CrossRef Shin, S., Kim, K., Kang, S.M.: Reconfigurable stateful NOR gate for large-scale logic-array integrations. IEEE Trans. Circuits Syst. II Express Briefs 58(7), 442–446 (2011)CrossRef
28.
go back to reference Shin, S., Kim, K., Kang, S.M.: Field programmable stateful logic array. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(12), 1800–1813 (2011)MathSciNetCrossRef Shin, S., Kim, K., Kang, S.M.: Field programmable stateful logic array. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(12), 1800–1813 (2011)MathSciNetCrossRef
29.
go back to reference Shin, S., Kim, K., Kang, S.M.: Resistive computing: Memristors-enabled signal multiplication. IEEE Trans. Circuits Syst. I Regul. Pap. 60(5), 1241–1249 (2013)MathSciNetCrossRef Shin, S., Kim, K., Kang, S.M.: Resistive computing: Memristors-enabled signal multiplication. IEEE Trans. Circuits Syst. I Regul. Pap. 60(5), 1241–1249 (2013)MathSciNetCrossRef
30.
go back to reference Owlia, H., Keshavarzi, P., Rezai, A.: A novel digital logic implementation approach on nanocrossbar arrays using memristor-based multiplexers. Microelectron. J. 45, 597–603 (2014)CrossRef Owlia, H., Keshavarzi, P., Rezai, A.: A novel digital logic implementation approach on nanocrossbar arrays using memristor-based multiplexers. Microelectron. J. 45, 597–603 (2014)CrossRef
31.
go back to reference Backus, J.: Can programming beliberated from the von Neumann style? A functional style and its algebra of programs. Commun. ACM 21(8), 613–641 (1978)MathSciNetCrossRefMATH Backus, J.: Can programming beliberated from the von Neumann style? A functional style and its algebra of programs. Commun. ACM 21(8), 613–641 (1978)MathSciNetCrossRefMATH
32.
go back to reference Strukov, D.B., Likharev, K.K.: Reconfigurable nano-crossbar architectures. In: Waser, R. (ed.) Nanoelectronics and Information Technology, pp. 435–454. Wiley, Weinheim (2012) Strukov, D.B., Likharev, K.K.: Reconfigurable nano-crossbar architectures. In: Waser, R. (ed.) Nanoelectronics and Information Technology, pp. 435–454. Wiley, Weinheim (2012)
33.
go back to reference Chen, Q., Wang, X., Wan, H., Yang, R.: A logic circuit design for perfecting memristor-based material implication. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(2), 279–284 (2017)CrossRef Chen, Q., Wang, X., Wan, H., Yang, R.: A logic circuit design for perfecting memristor-based material implication. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 36(2), 279–284 (2017)CrossRef
35.
go back to reference Torrezan, A.C., Strachan, J.P., Medeiros-Ribeiro, G., Williams, R.S.: Sub-nanosecond switching of a tantalum oxide memristor. Nanotechnology 22(48), 485203 (2011)CrossRef Torrezan, A.C., Strachan, J.P., Medeiros-Ribeiro, G., Williams, R.S.: Sub-nanosecond switching of a tantalum oxide memristor. Nanotechnology 22(48), 485203 (2011)CrossRef
Metadata
Title
Novel design for a memristor-based full adder using a new IMPLY logic approach
Authors
Ahmad Karimi
Abdalhossein Rezai
Publication date
20-06-2018
Publisher
Springer US
Published in
Journal of Computational Electronics / Issue 3/2018
Print ISSN: 1569-8025
Electronic ISSN: 1572-8137
DOI
https://doi.org/10.1007/s10825-018-1198-5

Other articles of this Issue 3/2018

Journal of Computational Electronics 3/2018 Go to the issue