2012 | OriginalPaper | Chapter
Null Convention Logic Circuits Using Balanced Ternary on SOI
Authors : Sameh Andrawes, Paul Beckett
Published in: Proceedings of the 2011 2nd International Congress on Computer Applications and Computational Science
Publisher: Springer Berlin Heidelberg
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by
We propose and analyze novel Ternary logic circuits targeting an asynchronous Null Convention Logic (NCL) pipeline where the Null value (i.e. Data not valid) is used to make the pipeline self-synchronizing and delay insensitive. A balanced Ternary logic system is used, in which the logic set {High Data, Null, Low Data} maps to voltage levels {+V
DD
, 0V, -V
DD
}. Low power circuits such as Ternary to Binary converter, DATA/NULL Detector and Ternary Register are described based a 45nm SOI process technology that offers multiple simultaneous transistor thresholds.