Skip to main content
Top
Published in: Journal of Electronic Testing 3/2018

03-05-2018

A Classification Approach for an Accurate Analog/RF BIST Evaluation Based on the Process Parameters

Authors: Ahcène Bounceur, Samia Djemai, Belkacem Brahmi, Mohand Ouamer Bibi, Reinhardt Euler

Published in: Journal of Electronic Testing | Issue 3/2018

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Specifications of Radio Frequency (RF) analog integrated circuits have increased strictly as their applications tend to be more complicated and high test cost demanding. This makes them very expensive due to an increased test time and to the use of sophisticated test equipment. Alternative test measures, extracted by means of Built-In Self Test (BIST) techniques, are useful approaches to replace standard specification-based tests. One way to evaluate the efficiency of the CUT measures at the design stage is by estimating the Test Escapes (T E ) and the Yield Loss (Y L ) at ppm level. Unfortunately, an important number of Monte Carlo simulations must be run in order to guarantee their accuracy. For certain types of circuits, this requires many months or even years to generate millions of circuits. To overcome this limitation, we present in this paper a new technique where a small number of simulations is sufficient to reach an important precision. This method is based on a classification using machine learning methods, such as SVM and Neural Networks based classifiers to determine pass/fail regions. The proposed approach requires a few number of simulations only to determine the region separating the process parameters generating good and faulty, or pass and fail circuits. Then only this region is needed to estimate the test metrics without running any additional simulation. The proposed methodology is illustrated for the evaluation of a filter BIST technique.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Show more products
Literature
1.
go back to reference Akbay SS, Torres JL, Rumer JM, Chatterjee A, Amtsfield J (2006) Alternate test of RF front ends with IP constraints Frequency domain test generation and validation. In: IEEE international test conference (ITC’06), pp 1–10 Akbay SS, Torres JL, Rumer JM, Chatterjee A, Amtsfield J (2006) Alternate test of RF front ends with IP constraints Frequency domain test generation and validation. In: IEEE international test conference (ITC’06), pp 1–10
2.
go back to reference Akkouche N, Mir S, Simeu E, Slamani M (2012) Analog/RF test ordering in the early stages of production testing. In: IEEE 30th VLSI test symposium (VTS), pp 25–30 Akkouche N, Mir S, Simeu E, Slamani M (2012) Analog/RF test ordering in the early stages of production testing. In: IEEE 30th VLSI test symposium (VTS), pp 25–30
3.
go back to reference Aminian F, Aminian M, Collins HW Jr (2002) Analog fault diagnosis of actual circuits using neural networks. IEEE Trans Instrum Meas 51(3):544–550CrossRef Aminian F, Aminian M, Collins HW Jr (2002) Analog fault diagnosis of actual circuits using neural networks. IEEE Trans Instrum Meas 51(3):544–550CrossRef
4.
go back to reference Arabi K, Kaminska B (1999) Oscillation-test methodology for low-cost testing of active analog filters. IEEE Trans Instrum Meas 48(4):798–806CrossRef Arabi K, Kaminska B (1999) Oscillation-test methodology for low-cost testing of active analog filters. IEEE Trans Instrum Meas 48(4):798–806CrossRef
5.
go back to reference Beznia K (2013) Méthodes statistiques pour l’évaluation des techniques de test de circuits analogiques sous variations paramétriques multiples Thesis report Beznia K (2013) Méthodes statistiques pour l’évaluation des techniques de test de circuits analogiques sous variations paramétriques multiples Thesis report
6.
go back to reference Beznia K, Bounceur A, Euler R, Mir S (2015) A tool for analog/RF BIST evaluation using statistical models of circuit parameters. ACM Trans Des Autom Electron Syst 20(2):31:1-31:22CrossRef Beznia K, Bounceur A, Euler R, Mir S (2015) A tool for analog/RF BIST evaluation using statistical models of circuit parameters. ACM Trans Des Autom Electron Syst 20(2):31:1-31:22CrossRef
7.
go back to reference Beznia K, Bounceur A, Mir S, Euler R (2012) Accurate estimation of analog test metrics with extreme circuits. In: IEEE international conference on electronics, circuits and systems (ICECS’12) Beznia K, Bounceur A, Mir S, Euler R (2012) Accurate estimation of analog test metrics with extreme circuits. In: IEEE international conference on electronics, circuits and systems (ICECS’12)
8.
go back to reference Beznia K, Bounceur A, Mir S, Euler R (2013) Statistical modelling of analog circuits for test metrics computation. In: 8th international conference on design & technology of integrated systems in Nanoscale Era (DTIS) 25–29 Beznia K, Bounceur A, Mir S, Euler R (2013) Statistical modelling of analog circuits for test metrics computation. In: 8th international conference on design & technology of integrated systems in Nanoscale Era (DTIS) 25–29
9.
go back to reference Biswas S, Blanton RD (2006) Statistical test compaction using binary decision trees. IEEE Des Test Comput 23(6):452–462CrossRef Biswas S, Blanton RD (2006) Statistical test compaction using binary decision trees. IEEE Des Test Comput 23(6):452–462CrossRef
10.
go back to reference Biswas S, Li P, Blanton RD, Pileggi LT (2005) Specification test compaction for analog circuits and MEMS The conference on Design, Automation and Test in Europe-Volume 1, 164– 169 Biswas S, Li P, Blanton RD, Pileggi LT (2005) Specification test compaction for analog circuits and MEMS The conference on Design, Automation and Test in Europe-Volume 1, 164– 169
11.
go back to reference Bounceur A, Brahmi B, Beznia K, Euler R (2014) Accurate analog/RF BIST evaluation based on SVM classification of the process parameters. In: The 9th IEEE international design and test symposium (IDT), pp 55–60 Bounceur A, Brahmi B, Beznia K, Euler R (2014) Accurate analog/RF BIST evaluation based on SVM classification of the process parameters. In: The 9th IEEE international design and test symposium (IDT), pp 55–60
12.
go back to reference Bounceur A, Mir S, Simeu E, Rolíndez L (2007) Estimation of test metrics for the optimization of analog circuit testing. J Electron Test Theory Appl 23(6):471–484CrossRef Bounceur A, Mir S, Simeu E, Rolíndez L (2007) Estimation of test metrics for the optimization of analog circuit testing. J Electron Test Theory Appl 23(6):471–484CrossRef
13.
go back to reference Bounceur A, Mir S, Stratigopoulos H-G (2011) Estimation of analog parametric test metrics using copulas. IEEE Trans Comput Aided Des Integr Circuits Syst 30(09):1400–1410CrossRef Bounceur A, Mir S, Stratigopoulos H-G (2011) Estimation of analog parametric test metrics using copulas. IEEE Trans Comput Aided Des Integr Circuits Syst 30(09):1400–1410CrossRef
15.
go back to reference Brockman JB, Director SW (1989) Predictive subset testing: Optimizing IC parametric performance testing for quality, cost, and yield. IEEE Trans Semicond Manuf 2(3):104–113CrossRef Brockman JB, Director SW (1989) Predictive subset testing: Optimizing IC parametric performance testing for quality, cost, and yield. IEEE Trans Semicond Manuf 2(3):104–113CrossRef
16.
go back to reference Cai S, Yuan H, Lv J, Cui Y (2013) Application of IWO-SVM approach in fault diagnosis of analog circuits. In: 25th Chinese control and decision conference (CCDC), pp 4786–4791 Cai S, Yuan H, Lv J, Cui Y (2013) Application of IWO-SVM approach in fault diagnosis of analog circuits. In: 25th Chinese control and decision conference (CCDC), pp 4786–4791
17.
go back to reference Chao C-Y, Lin H-J, Miler L (1997) Optimal testing of VLSI analog circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 16(1):58–77CrossRef Chao C-Y, Lin H-J, Miler L (1997) Optimal testing of VLSI analog circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 16(1):58–77CrossRef
18.
go back to reference Djemai S, Brahmi B, Bibi MO (2014) Méthode primale-duale pour l’apprentissage des SVM. In: COSI’2014, pp 189–197 Djemai S, Brahmi B, Bibi MO (2014) Méthode primale-duale pour l’apprentissage des SVM. In: COSI’2014, pp 189–197
19.
go back to reference Djemai S, Brahmi B, Bibi MO (2016) A primal-dual method for training SVM, 211, 34–40 Djemai S, Brahmi B, Bibi MO (2016) A primal-dual method for training SVM, 211, 34–40
20.
go back to reference Dubois M, Stratigopoulos H-G, Mir S (2009) Hierarchical parametric test metrics estimation: A \({\Sigma } {\Delta }\) converter BIST case study. In: IEEE international conference on computer design (ICCD), pp 78–83 Dubois M, Stratigopoulos H-G, Mir S (2009) Hierarchical parametric test metrics estimation: A \({\Sigma } {\Delta }\) converter BIST case study. In: IEEE international conference on computer design (ICCD), pp 78–83
21.
go back to reference Gabasov R, Kirillova FM, Raketsky VM, Kostyukova OI (1987) Constructive methods of optimization. Volume 4 : Convex Problems, Minsk University Press Gabasov R, Kirillova FM, Raketsky VM, Kostyukova OI (1987) Constructive methods of optimization. Volume 4 : Convex Problems, Minsk University Press
22.
go back to reference Gómez-Pau A, Balado L, Figueras J (2013) MS test based on specification validation using octrees in the measure space. In: 18th IEEE European test symposium (ETS), pp 1–6 Gómez-Pau A, Balado L, Figueras J (2013) MS test based on specification validation using octrees in the measure space. In: 18th IEEE European test symposium (ETS), pp 1–6
23.
go back to reference Grzechca D, Golonek T, Rutkowski J (2006) Analog fault AC dictionary creation-the fuzzy set approach. In: IEEE international symposium on circuits and systems (ISCAS Grzechca D, Golonek T, Rutkowski J (2006) Analog fault AC dictionary creation-the fuzzy set approach. In: IEEE international symposium on circuits and systems (ISCAS
24.
go back to reference Gu X-F, Liu L, Li J-P, Huang Y-Y, Lin J (2008) Data classification based on artificial neural networks. In: International conference on apperceiving computing and intelligence analysis, pp 223–226 Gu X-F, Liu L, Li J-P, Huang Y-Y, Lin J (2008) Data classification based on artificial neural networks. In: International conference on apperceiving computing and intelligence analysis, pp 223–226
25.
go back to reference Hagan MT, Demuth HB, Beale MH et al. (1996) Neural network design. Pws Pub. Boston Hagan MT, Demuth HB, Beale MH et al. (1996) Neural network design. Pws Pub. Boston
26.
go back to reference Hsu C-W, Chang C-C, Lin C-J et al. (2003) A practical guide to support vector classification Hsu C-W, Chang C-C, Lin C-J et al. (2003) A practical guide to support vector classification
27.
go back to reference Huang J, Hu X, Yang F (2011) Support vector machine with genetic algorithm for machinery fault diagnosis of high voltage circuit breaker. Measurement 44(6):1018–1027CrossRef Huang J, Hu X, Yang F (2011) Support vector machine with genetic algorithm for machinery fault diagnosis of high voltage circuit breaker. Measurement 44(6):1018–1027CrossRef
28.
go back to reference Huertas G, Vázquez D, Peralías EJ, Rueda A, Huertas JL (2002) Practical oscillation-based test of integrated filters. IEEE Des Test Comput 19(6):64–72CrossRef Huertas G, Vázquez D, Peralías EJ, Rueda A, Huertas JL (2002) Practical oscillation-based test of integrated filters. IEEE Des Test Comput 19(6):64–72CrossRef
29.
go back to reference Lin PM, Elcherif YS (1985) Analog circuits fault dictionary: New approaches and implementation. Int J Circuit Theory Appl 13(2):149–172CrossRef Lin PM, Elcherif YS (1985) Analog circuits fault dictionary: New approaches and implementation. Int J Circuit Theory Appl 13(2):149–172CrossRef
30.
go back to reference Long B, Tian S, Wang H (2012) Diagnostics of filtered analog circuits with tolerance based on LS-SVM using frequency features. J Electron Test 28(3):291–300CrossRef Long B, Tian S, Wang H (2012) Diagnostics of filtered analog circuits with tolerance based on LS-SVM using frequency features. J Electron Test 28(3):291–300CrossRef
31.
go back to reference Milor L, Sangiovanni-Vincentelli AL (1994) Minimizing production test time to detect faults in analog circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 13(6):796–813CrossRef Milor L, Sangiovanni-Vincentelli AL (1994) Minimizing production test time to detect faults in analog circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 13(6):796–813CrossRef
32.
go back to reference Pulka A (2007) A heuristic fault dictionary reduction methodology. In: 14th IEEE international conference on electronics circuits and systems Pulka A (2007) A heuristic fault dictionary reduction methodology. In: 14th IEEE international conference on electronics circuits and systems
33.
go back to reference Radjef S, Bibi MO (2012) An effective generalization of the direct support method in quadratic convex programming. Appl Math Sci 6(31):1525–1540MathSciNetMATH Radjef S, Bibi MO (2012) An effective generalization of the direct support method in quadratic convex programming. Appl Math Sci 6(31):1525–1540MathSciNetMATH
34.
go back to reference Singhee A, Rutenbar RA (2009) Statistical Blockade: Very fast statistical simulation and modeling of rare circuit events and its application to memory design. IEEE Trans Comput Aided Des Integr Circuits Syst 28(8):1176–1189CrossRef Singhee A, Rutenbar RA (2009) Statistical Blockade: Very fast statistical simulation and modeling of rare circuit events and its application to memory design. IEEE Trans Comput Aided Des Integr Circuits Syst 28(8):1176–1189CrossRef
35.
go back to reference Starzyk J, Liu D, Liu Z-H, Nelson DE, Rutkowski JO et al. (2004) Entropy-based optimum test points selection for analog fault dictionary techniques. IEEE Trans Instrum Meas 53(3):754– 761CrossRef Starzyk J, Liu D, Liu Z-H, Nelson DE, Rutkowski JO et al. (2004) Entropy-based optimum test points selection for analog fault dictionary techniques. IEEE Trans Instrum Meas 53(3):754– 761CrossRef
36.
go back to reference Stratigopoulos H (2012) Test metrics model for analog test development. IEEE Trans Comput Aided Des Integr Circuits Syst 31(07):1116–1128CrossRef Stratigopoulos H (2012) Test metrics model for analog test development. IEEE Trans Comput Aided Des Integr Circuits Syst 31(07):1116–1128CrossRef
37.
go back to reference Stratigopoulos H, Mir S (2010) Analog test metrics estimates with PPM accuracy. In: IEEE/ACM international conference on computer-aided design (ICCAD), pp 241–247 Stratigopoulos H, Mir S (2010) Analog test metrics estimates with PPM accuracy. In: IEEE/ACM international conference on computer-aided design (ICCAD), pp 241–247
38.
go back to reference Stratigopoulos H-G, Mir S, Bounceur A (2009) Evaluation of analog/RF test measurements at the design stage. IEEE Trans Comput Aided Des Integr Circuits Syst 28(4):582–590CrossRef Stratigopoulos H-G, Mir S, Bounceur A (2009) Evaluation of analog/RF test measurements at the design stage. IEEE Trans Comput Aided Des Integr Circuits Syst 28(4):582–590CrossRef
39.
go back to reference Stratigopoulos HG, Drineas P, Slamani M, Makris Y (2010) RF specification test compaction using learning machines. IEEE Trans Very Large Scale Integr VLSI Syst 18(6):998– 1002CrossRef Stratigopoulos HG, Drineas P, Slamani M, Makris Y (2010) RF specification test compaction using learning machines. IEEE Trans Very Large Scale Integr VLSI Syst 18(6):998– 1002CrossRef
40.
go back to reference Sunter S (2006) Mixed-signal testing and DFT, advances in electronic testing. In: D. Gizopoulos (Ed). Springer. p 301–336 Sunter S (2006) Mixed-signal testing and DFT, advances in electronic testing. In: D. Gizopoulos (Ed). Springer. p 301–336
41.
go back to reference Vladimir NV (1995) The Nature of Statistical Learning Theory. Springer New York, Inc., New YorkMATH Vladimir NV (1995) The Nature of Statistical Learning Theory. Springer New York, Inc., New YorkMATH
42.
go back to reference Vasan ASS, Long B, Pecht M (2014) Experimental validation of LS-SVM based fault identification in analog circuits using frequency features Engineering Asset Management. Springer, New York, pp 629–641 Vasan ASS, Long B, Pecht M (2014) Experimental validation of LS-SVM based fault identification in analog circuits using frequency features Engineering Asset Management. Springer, New York, pp 629–641
43.
go back to reference Voorakaranam R, Akbay SS, Bhattacharya S, Cherubal S, Chatterjee A (2007) Signature testing of analog and RF circuits Algorithms and methodology. IEEE Trans Circuits Syst Regul Pap 54(5):1018–1031CrossRef Voorakaranam R, Akbay SS, Bhattacharya S, Cherubal S, Chatterjee A (2007) Signature testing of analog and RF circuits Algorithms and methodology. IEEE Trans Circuits Syst Regul Pap 54(5):1018–1031CrossRef
44.
go back to reference Yuan L, He Y, Huang J, Sun Y (2010) A new neural-network-based fault diagnosis approach for analog circuits by using kurtosis and entropy as a preprocessor. IEEE Trans Instrum Meas 59(3):586–595CrossRef Yuan L, He Y, Huang J, Sun Y (2010) A new neural-network-based fault diagnosis approach for analog circuits by using kurtosis and entropy as a preprocessor. IEEE Trans Instrum Meas 59(3):586–595CrossRef
Metadata
Title
A Classification Approach for an Accurate Analog/RF BIST Evaluation Based on the Process Parameters
Authors
Ahcène Bounceur
Samia Djemai
Belkacem Brahmi
Mohand Ouamer Bibi
Reinhardt Euler
Publication date
03-05-2018
Publisher
Springer US
Published in
Journal of Electronic Testing / Issue 3/2018
Print ISSN: 0923-8174
Electronic ISSN: 1573-0727
DOI
https://doi.org/10.1007/s10836-018-5730-0

Other articles of this Issue 3/2018

Journal of Electronic Testing 3/2018 Go to the issue

EditorialNotes

Editorial