Top

Published in:

2024 | OriginalPaper | Chapter

An Insight into Algorithms and Self Repair Mechanism for Embedded Memories Testing

Authors : Vinita Mathur, Aditya Kumar Pundir, Sudhanshu Singh, Sanjay Kumar Singh

Published in: Flexible Electronics for Electric Vehicles

Publisher: Springer Nature Singapore

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

This paper covers the critical review of algorithms related to Memory built-in self-test and repair based on key parameters including area overhead for spare register, memory row/column size, local bits, main memory sizes, testing time penalties, and repair rate. This paper reviews the concept of memories testing BIST and built-in self-memory repair BISR using different RA algorithms in brief. In MBIST March C, March C- and March LR are simulated for different Memory sizes. March LR shows better fault coverage and requires less testing time. For MBISR different repair redundancy algorithms are simulated for various cases of Spare row/column size. CRESTA shows the optimal repair rate as compared to other repair algorithms. In this paper, we have simulated the co-design of MBIST and MBISR March C, March C-, and March LR as base testing algorithms for MBIST and MBISR ESP with a spare row/column of one row and one column with a memory size of 6*6*1. With this implementation, we found that March LR requires less testing time and co-designing of hardware reduces the hardware penalty.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

previous chapter Optimal Reactive Power Dispatch Problem Using Novel Wild Horse-Based Optimizer

next chapter Rapid Protection System Using Single-End Current Data for Capacitive Compensated Power Transmission Network

Manasa RV, Koppad D (2019) Implementation of BIST technology using march-LR algorithm. In: 4th international conference on recent trends on electronics, information, communication & technology (RTEICT), pp 1208–1212

Masnita MI, Zuha WHW, Sidek RM, Halin IA (2009) The data and read/write a controller for March-based SRAM diagnostic algorithm MBIST. In: IEEE student conference on research and development (SCOReD), pp 296–299

Harutunyan G, Vardanian VA, Zorian Y (2007) A march-based fault location algorithm with partial and full diagnosis for all simple static faults in random access memories. In: 2007 IEEE design and diagnostics of electronic circuits and systems, pp 1–42

Singh B, Narang SB, Khosla A (2010) Modeling and simulation of efficient march algorithm for memory testing. Commun Comput Inform Sci 95(2):96–107

Aditya, Sharma, Prakash O (2017) CHECKERMARC: a modified novel memory testing approach for bit-oriented SRAM. Int J Appl Eng Res 3023–3028

Harutunyan G, Vardanian VA, Zorian Y (2006) Minimal march test algorithm for detection of linked static faults in random access memories. In: 24th IEEE VLSI test symposium, vol 30, pp 126–127

Lee M, Denq L, Wu C (2011) A memory built-in self-repair scheme based on configurable spares. IEEE Trans Comput Aided Des Integr Circ Syst 30(6):919–929CrossRef

Zeli R, Silveira R, Qureshi Q (2019) SoC memory test optimization using NXP MTR solutions. In: IEEE Latin American test symposium (LATS), pp 1–5

Kang W, Cho H, Lee J, Kang S (2014) A BIRA for memories with an optimal repair rate using spare memories for area reduction. IEEE Trans Very Large Scale Integr (VLSI) Syst 12(11):2336–2349

10.

Kang W, Lee C, Lim H, Kang S (2015) A 3 dimensional built-in self-repair scheme for yield improvement of 3 dimensional memories. IEEE Trans Reliab 64(2):586–595CrossRef

11.

Lee H, Cho K, Kim D, Kang S (2018) Fault group pattern matching with efficient early termination for high-speed redundancy analysis. IEEE Trans Comput Aided Des Integr Circuits Syst 37(7):1473–1482CrossRef

12.

Tekumalla R, Krishnamoorthy P (2014) Local repair signature handling for repairable memories. In: 2014 IEEE 23rd North Atlantic test workshop, pp 1–5

13.

Chen TJ, Li J-F, Tseng TW (2012) Cost-efficient built-in redundancy analysis with optimal repair rate for RAMs. IEEE Trans Comput Aided Des Integr Circ Syst 31(6):930–940CrossRef

14.

Ohler P, Hellebrand S, Wunderlich H (2007) Analyzing test and repair times for 2D integrated memory built-in test and repair. IEEE Des Diagnostics Electron Circ Syst 1–6

15.

Lu SK, Wang ZY, Tsai YM, Chen JL (2012) Efficient built-in self-repair techniques for multiple repairable embedded RAMs. IEEE Trans Comput Des Integr Circ Syst 31(4):620–629

16.

Aditya (2019) Novel modified memory built-in self-repair (MMBISR) for SRAM using hybrid redundancy-analysis technique. IET Circ Dev Syst 13(6):836–842. https://doi.org/10.1049/iet-cds.2018.5218

17.

Sasikumar M, Bhakthavatchalu R, Sreehari KN, Kumar A (2021) Scalable and rapid fault detection of memories using MBIST and signature analysis. In: Advances in signal and data processing. Lecture notes in electrical engineering, vol 703. Springer, Singapore, pp 351–367

18.

Lv M, Sun H, Xin J, Zheng N (2021) Efficient repair analysis algorithm exploration for memory with redundancy and in-memory ECC. IEEE Trans Comput 70(5):775–788

19.

Mayuga G, Sato Y, Inoue M (2020) Highly reliable memory architecture using adaptive combination of proactive aging-aware in-field self-repair and ECC. IEEE Trans Comput Aided Des Integr Circ Syst 39(8):1688–1698CrossRef

20.

Martínez-Peñas U, Napp D (2020) Locally repairable convolutional codes with sliding window repair. IEEE Trans Inf Theory 66(8):4935–4947MathSciNetCrossRefMATH

Title: An Insight into Algorithms and Self Repair Mechanism for Embedded Memories Testing
Authors: Vinita Mathur
Aditya Kumar Pundir
Sudhanshu Singh
Sanjay Kumar Singh
Publisher: Springer Nature Singapore
Book: Flexible Electronics for Electric Vehicles
Print ISBN: 978-981-9947-94-2

Electronic ISBN: 978-981-9947-95-9

Copyright Year: 2024
DOI: https://doi.org/10.1007/978-981-99-4795-9_48