Skip to main content
Top
Published in: Journal of Computational Electronics 5/2021

05-07-2021

An investigation of a suppressed-drain cylindrical gate-all-around retrograde-doped heterospacer steep-density-film tunneling field-effect transistor

Authors: Sanjana Tiwari, Arya Dutt, Mayuresh Joshi, Prakhar Nigam, Ribu Mathew, Ankur Beohar

Published in: Journal of Computational Electronics | Issue 5/2021

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

The effect of retrograde doping with a high-density layer on the performance of a cylindrical (cyl.) gate-all-around (GAA) tunneling field-effect transistor (TFET) has been investigated. The proposed device design incorporates retrograde doping (RD) along with a heterospacer (HeTS) on a silicon-germanium substrate. The proposed device also includes a suppressed drain (SD) and steep density film (SDF) to achieve the optimal ON-current (ION) but suppressed OFF-current (IOFF) across the drain tunneling junctions. Since a high gate potential results in band bending in the source and drain regions due to the fringing fields, the heterospacer dielectric causes steep energy-band bending on the source side, leading to a high current drivability. Furthermore, to mitigate reliability issues, the trap charges are analyzed. Enhanced switching and radiofrequency (RF) characteristics are achieved when retrograde doping is incorporated with a steep density film. The device design and simulation are performed using Synopsys three-dimensional (3D) technology computer-aided design (TCAD) software. Direct-current (DC) and transient characteristics such as IOFF, ION, the gate–source capacitance (Cgs), the gate–drain capacitance (Cgd), the transconductance (gm), the electric field intensity, and the average subthreshold swing (SSavg) are analyzed for the three proposed structures. The simulation results reveal that that the SD GAA RD HeTS SDF TFET exhibits enhanced performance compared with other device structures, showing a high ION of 1.64 × 10–5 A/µm, a diminished IOFF of 3.48 × 10–18 A/µm, a gm of 57 µS/µm at Vgs = 0.6 V, and the steepest subthreshold slope (SS) of 29 mV/decade, but without degradation of the current drivability.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Beohar, A., Vishvakarma, S.K.: Performance enhancement of asymmetrical underlap 3D-cylindrical GAA-TFET with low spacer width. IET Micro Nano Lett. 11, 2219 (2016) CrossRef Beohar, A., Vishvakarma, S.K.: Performance enhancement of asymmetrical underlap 3D-cylindrical GAA-TFET with low spacer width. IET Micro Nano Lett. 11, 2219 (2016) CrossRef
2.
go back to reference Vishnoi, R., Jagadesh, M.K.: Two dimensional analytical model for the threshold voltage of a tunneling FET with localized charges. IEEE Trans. Electron Dev. 61, 3054–3059 (2014)CrossRef Vishnoi, R., Jagadesh, M.K.: Two dimensional analytical model for the threshold voltage of a tunneling FET with localized charges. IEEE Trans. Electron Dev. 61, 3054–3059 (2014)CrossRef
3.
go back to reference Yadav, S., Madhukar, R., Sharma, D.: A new structure of electrically doped TFET for improving electronic characteristics. Appl. Phys. A 124, 517 (2018)CrossRef Yadav, S., Madhukar, R., Sharma, D.: A new structure of electrically doped TFET for improving electronic characteristics. Appl. Phys. A 124, 517 (2018)CrossRef
4.
go back to reference Chang, H., Adams, B., Chien, P., et al.: Improved subthreshold and output characteristics of source-pocket Si tunnel FET by the application of laser annealing. IEEE Trans. Electron Dev. 67, 704–710 (2013) Chang, H., Adams, B., Chien, P., et al.: Improved subthreshold and output characteristics of source-pocket Si tunnel FET by the application of laser annealing. IEEE Trans. Electron Dev. 67, 704–710 (2013)
5.
go back to reference Lee, J.S., Seo, J.H., Cho, S., et al.: Simulation study on effect of drain underlap in gate-all-around tunneling field-effect transistors. Curr. Appl. Phys. 13, 1143–1149 (2013)CrossRef Lee, J.S., Seo, J.H., Cho, S., et al.: Simulation study on effect of drain underlap in gate-all-around tunneling field-effect transistors. Curr. Appl. Phys. 13, 1143–1149 (2013)CrossRef
6.
go back to reference Beohar, A., Yadav, N., Shah, A.P.: Analog/RF characteristics of a 3D-Cyl underlap GAA-TFET based on a Ge source using fringing-field engineering for low-power applications. J. Comput. Electron 17, 1650–1657 (2018)CrossRef Beohar, A., Yadav, N., Shah, A.P.: Analog/RF characteristics of a 3D-Cyl underlap GAA-TFET based on a Ge source using fringing-field engineering for low-power applications. J. Comput. Electron 17, 1650–1657 (2018)CrossRef
7.
go back to reference Xu, P., Lou, H., Zhang, L., et al.: Compact model for double-gate tunnel FETs with gate-drain underlap. IEEE Trans. Electron Dev. 54, 1725–1733 (2017) Xu, P., Lou, H., Zhang, L., et al.: Compact model for double-gate tunnel FETs with gate-drain underlap. IEEE Trans. Electron Dev. 54, 1725–1733 (2017)
8.
go back to reference Pon, A., Tulasi, K.S.V.P., Ramesh, R.: Effect of interface trap charges on the performance of asymmetric dielectric modulated dual short gate tunnel FET. AEÜ Int. J. Electr. Commun. 102, 1–8 (2019)CrossRef Pon, A., Tulasi, K.S.V.P., Ramesh, R.: Effect of interface trap charges on the performance of asymmetric dielectric modulated dual short gate tunnel FET. AEÜ Int. J. Electr. Commun. 102, 1–8 (2019)CrossRef
9.
go back to reference Priya, G.L., Balamurugan, N.B.: New dual material double gate junctionless tunnel FET: subthreshold modeling and simulation. AEÜ Int. J. Electr. Commun. 99, 130–138 (2019)CrossRef Priya, G.L., Balamurugan, N.B.: New dual material double gate junctionless tunnel FET: subthreshold modeling and simulation. AEÜ Int. J. Electr. Commun. 99, 130–138 (2019)CrossRef
10.
go back to reference Rahimian, M., Fathipour, M.: Improvement of electrical performance in junctionless nanowire TFET using hetero-gate-dielectric. Mater. Sci. Semicond. Process. 63, 142–152 (2017)CrossRef Rahimian, M., Fathipour, M.: Improvement of electrical performance in junctionless nanowire TFET using hetero-gate-dielectric. Mater. Sci. Semicond. Process. 63, 142–152 (2017)CrossRef
11.
go back to reference Madan, J., Pandey, R., Chaujar, R.: Gate drain underlapping: a performance enhancer for HD-GAA-TFET. Mater. Today Proc. 5, 17453–17463 (2018)CrossRef Madan, J., Pandey, R., Chaujar, R.: Gate drain underlapping: a performance enhancer for HD-GAA-TFET. Mater. Today Proc. 5, 17453–17463 (2018)CrossRef
12.
go back to reference Moselund, K.E.: Silicon nanowire tunnel FETs: low-temperature operation and influence of high-k gate dielectric. IEEE Trans. Electron Dev. 58, 2911–2916 (2011)CrossRef Moselund, K.E.: Silicon nanowire tunnel FETs: low-temperature operation and influence of high-k gate dielectric. IEEE Trans. Electron Dev. 58, 2911–2916 (2011)CrossRef
13.
go back to reference Beohar, A., Yadav, N., Vishvakarma, S.K.: Analysis of trap assisted tunneling in asymmetrical underlap 3D-cylindrical GAA-TFET based on hetero-spacer engineering for improved device reliability. IET Micro & Nano Lett. 12, 982–986 (2017)CrossRef Beohar, A., Yadav, N., Vishvakarma, S.K.: Analysis of trap assisted tunneling in asymmetrical underlap 3D-cylindrical GAA-TFET based on hetero-spacer engineering for improved device reliability. IET Micro & Nano Lett. 12, 982–986 (2017)CrossRef
14.
go back to reference Yang, Z., Yang, Y., et al.: Improving ESD protection robustness using SiGe source/drain regions in tunnel FET. Micromachines 9, 657 (2018)CrossRef Yang, Z., Yang, Y., et al.: Improving ESD protection robustness using SiGe source/drain regions in tunnel FET. Micromachines 9, 657 (2018)CrossRef
15.
go back to reference Zhao, Y., Qu, Y.: Impact of self-heating effect on transistor characterization and reliability issues in Sub-10 nm technology nodes. IEEE J. Electron Dev. Soc. 7, 829–836 (2019)CrossRef Zhao, Y., Qu, Y.: Impact of self-heating effect on transistor characterization and reliability issues in Sub-10 nm technology nodes. IEEE J. Electron Dev. Soc. 7, 829–836 (2019)CrossRef
16.
go back to reference Bordallo, C., Martino, J.A. et al.: Analysis of analog parameters in NW-TFETs with Si and SiGe source composition at high temperatures. In: 2015 30th Symposium on Microelectronics Technology and Devices (SBMicro) (2015) Bordallo, C., Martino, J.A. et al.: Analysis of analog parameters in NW-TFETs with Si and SiGe source composition at high temperatures. In: 2015 30th Symposium on Microelectronics Technology and Devices (SBMicro) (2015)
17.
go back to reference Martino, M., Neves, F., et al.: Analog performance of vertical nanowire TFETs as a function of temperature and transport mechanism. Solid-State Electron. 112, 51–55 (2015)CrossRef Martino, M., Neves, F., et al.: Analog performance of vertical nanowire TFETs as a function of temperature and transport mechanism. Solid-State Electron. 112, 51–55 (2015)CrossRef
18.
go back to reference Jhan, Y.R., Wu, Y.C., Hung, M.F.: Performance enhancement of nanowire tunnel field-effect transistor with asymmetry-gate based on different screening length. IEEE Electron Dev. Lett. 34, 1482–1484 (2013)CrossRef Jhan, Y.R., Wu, Y.C., Hung, M.F.: Performance enhancement of nanowire tunnel field-effect transistor with asymmetry-gate based on different screening length. IEEE Electron Dev. Lett. 34, 1482–1484 (2013)CrossRef
19.
go back to reference Seo, J.H., Yoon, Y.J., et al.: Design and analysis of Si-based arch-shaped gate-all-around (GAA) tunneling field-effect transistor (TFET). Curr. Appl. Phys. 15, 208–212 (2015)CrossRef Seo, J.H., Yoon, Y.J., et al.: Design and analysis of Si-based arch-shaped gate-all-around (GAA) tunneling field-effect transistor (TFET). Curr. Appl. Phys. 15, 208–212 (2015)CrossRef
20.
go back to reference Lee, J.S., Choi, Y., Kang, M.: Characteristics of gate-all-around hetero-gate-dielectric tunneling field-effect transistors. Jpn. J. Appl. Phys. 51, 06 (2012)CrossRef Lee, J.S., Choi, Y., Kang, M.: Characteristics of gate-all-around hetero-gate-dielectric tunneling field-effect transistors. Jpn. J. Appl. Phys. 51, 06 (2012)CrossRef
21.
go back to reference Gupta, D., Vishvakarma, S.K.: Improvement of short channel performance of junction-free charge trapping 3-D NAND flash memory. Micro Nano Lett. 12, 64–68 (2017)CrossRef Gupta, D., Vishvakarma, S.K.: Improvement of short channel performance of junction-free charge trapping 3-D NAND flash memory. Micro Nano Lett. 12, 64–68 (2017)CrossRef
22.
go back to reference Reniwal, B., Vijayvargiya, V., Vishvakarma, S.K., Dwivedi, D.: An auto calibrated sense amplifier for energy efficient SRAM with offset prediction approach. Circuits Syst. Signal Process. CSSP 38, 1482–1505 (2019)CrossRef Reniwal, B., Vijayvargiya, V., Vishvakarma, S.K., Dwivedi, D.: An auto calibrated sense amplifier for energy efficient SRAM with offset prediction approach. Circuits Syst. Signal Process. CSSP 38, 1482–1505 (2019)CrossRef
23.
go back to reference Reniwal, B., Bhatia, P., Vishvakarma, S.K.: Design and investigation of variability aware sense amplifier for low power, High Speed SRAM. Microelectr. J. 59, 22–32 (2017)CrossRef Reniwal, B., Bhatia, P., Vishvakarma, S.K.: Design and investigation of variability aware sense amplifier for low power, High Speed SRAM. Microelectr. J. 59, 22–32 (2017)CrossRef
24.
go back to reference Beohar, A., et al.: Compact spiking neural network system with SiGe based cylindrical tunneling transistor for low power applications. In: Sengupta, A., Dasgupta, S., Singh, V., Sharma, R., Kumar Vishvakarma, S. (eds.) VLSI Design and Test. VDAT 2019. Communications in Computer and Information Science. Springer, Singapore (2019) Beohar, A., et al.: Compact spiking neural network system with SiGe based cylindrical tunneling transistor for low power applications. In: Sengupta, A., Dasgupta, S., Singh, V., Sharma, R., Kumar Vishvakarma, S. (eds.) VLSI Design and Test. VDAT 2019. Communications in Computer and Information Science. Springer, Singapore (2019)
26.
go back to reference Boucart, K., Ionescu, A.M.: Double-gate tunnel FET with high-κ gate dielectric. IEEE Trans. Electron Dev. 54, 1725–1733 (2007)CrossRef Boucart, K., Ionescu, A.M.: Double-gate tunnel FET with high-κ gate dielectric. IEEE Trans. Electron Dev. 54, 1725–1733 (2007)CrossRef
27.
go back to reference Vandooren, A., Leonelli, D., Rooyackers, R., et al.: Impact of process and geometrical parameters on the electrical characteristics of vertical nanowire silicon n-TFETs. Solid-State Electr. 72, 82–87 (2012)CrossRef Vandooren, A., Leonelli, D., Rooyackers, R., et al.: Impact of process and geometrical parameters on the electrical characteristics of vertical nanowire silicon n-TFETs. Solid-State Electr. 72, 82–87 (2012)CrossRef
28.
go back to reference Chen, Z., Yu, H., et al.: Demonstration of tunneling FETs based on highly scalable vertical silicon nanowires. Electron Dev. Lett. IEEE 30, 754–756 (2009)CrossRef Chen, Z., Yu, H., et al.: Demonstration of tunneling FETs based on highly scalable vertical silicon nanowires. Electron Dev. Lett. IEEE 30, 754–756 (2009)CrossRef
29.
go back to reference Vasen, T., Ramvall, P., et al.: Vertical gate-all-around nanowire GaSb-InAs core-shell n-type tunnel FETs. Sci. Rep. 9, 202 (2019)CrossRef Vasen, T., Ramvall, P., et al.: Vertical gate-all-around nanowire GaSb-InAs core-shell n-type tunnel FETs. Sci. Rep. 9, 202 (2019)CrossRef
30.
go back to reference Jeon, K.: Si tunnel transistors with a novel silicided source and 46 mV/dec swing. In: 2010 Symposium on VLSI Technology, Honolulu (2010) Jeon, K.: Si tunnel transistors with a novel silicided source and 46 mV/dec swing. In: 2010 Symposium on VLSI Technology, Honolulu (2010)
31.
go back to reference Walke, A., Vandooren, A., Rooyackers, M., et al.: Fabrication and analysis of a Si/Si0.55Ge0.45 heterojunction line tunnel FET. IEEE Trans. Electron Dev. 61, 707–715 (2014)CrossRef Walke, A., Vandooren, A., Rooyackers, M., et al.: Fabrication and analysis of a Si/Si0.55Ge0.45 heterojunction line tunnel FET. IEEE Trans. Electron Dev. 61, 707–715 (2014)CrossRef
32.
go back to reference Huang, Q., et al.: A novel Si tunnel FET with 36 mV/dec subthreshold slope based on junction depleted-modulation through striped gate configuration. In: 2012 International Electron Devices Meeting, San Francisco, CA (2012) Huang, Q., et al.: A novel Si tunnel FET with 36 mV/dec subthreshold slope based on junction depleted-modulation through striped gate configuration. In: 2012 International Electron Devices Meeting, San Francisco, CA (2012)
33.
go back to reference Le Royer, C., Mayer, F.: Exhaustive experimental study of tunnel field effect transistors (TFETs): from materials to architecture. In: 2009 10th International Conference on Ultimate Integration of Silicon, Aachen, Germany (2009) Le Royer, C., Mayer, F.: Exhaustive experimental study of tunnel field effect transistors (TFETs): from materials to architecture. In: 2009 10th International Conference on Ultimate Integration of Silicon, Aachen, Germany (2009)
34.
go back to reference Rosca, T., Saeidi, A., et al.: An experimental study of heterostructure tunnel FET nanowire arrays: digital and analog figures of merit from 300K to 10K. In: 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA (2018) Rosca, T., Saeidi, A., et al.: An experimental study of heterostructure tunnel FET nanowire arrays: digital and analog figures of merit from 300K to 10K. In: 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA (2018)
35.
go back to reference Choi, W.Y., et al.: Demonstration of hetero-gate-dielectric tunneling field-effect transistors (HG TFETs). Nano Converg. 3, 13 (2016)CrossRef Choi, W.Y., et al.: Demonstration of hetero-gate-dielectric tunneling field-effect transistors (HG TFETs). Nano Converg. 3, 13 (2016)CrossRef
Metadata
Title
An investigation of a suppressed-drain cylindrical gate-all-around retrograde-doped heterospacer steep-density-film tunneling field-effect transistor
Authors
Sanjana Tiwari
Arya Dutt
Mayuresh Joshi
Prakhar Nigam
Ribu Mathew
Ankur Beohar
Publication date
05-07-2021
Publisher
Springer US
Published in
Journal of Computational Electronics / Issue 5/2021
Print ISSN: 1569-8025
Electronic ISSN: 1572-8137
DOI
https://doi.org/10.1007/s10825-021-01741-4

Other articles of this Issue 5/2021

Journal of Computational Electronics 5/2021 Go to the issue