Top

Microsystem Technologies

Published in:

12-07-2023 | Technical Paper

Design and analysis of radiation hardened 10 T SRAM cell for space and terrestrial applications

Authors: Pavan Kumar Mukku, Rohit Lorenzo

Published in: Microsystem Technologies | Issue 10/2023

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

Soft errors are the primary concern in space and terrestrial integrated circuit applications. When a charged particle from space collides with a scaled memory circuit, a transient pulse is generated across the sensitive storage node, causing a bit flip throughout the storage nodes. This bit flip is stated as a soft error, which affects the semiconductor memory architecture’s stability and reliability. This paper presents a 10 T SRAM (STS-10 T) cell that mitigates soft error challenges even at space temperature. To demonstrate the relative performance of the STS-10 T, existing radiation-hardened memory cells, such as the Quatro-10 T, PS10T, NS-10 T, RHBD-10 T, 10 T-SRAM, RHMD-10 T, QUCCE-10 T, and SIS-10 T, were evaluated. The read stability of the proposed STS-10 T memory cell is 2.6x/ 3x/ 1.5x/ 1.4x/ 1.25x/ 1.6x/ 2.03 × greater than that of the existing Quatro-10 T/ NS-10 T/ PS-10 T/ RHBD-10 T/ RHMD-10 T/ QUCCE-10 T/ SIS-10 T memory cells, respectively. Moreover, 1.48x/ 1.17x/ 1.18x/ 1.4x/ 1.01x/ 1.27x/ 1.45x/ 1.43 × greater write ability than Quatro-10 T/ NS-10 T/ PS-10 T/ RHBD-10 T/ 10 T-SRAM/ RHMD-10 T/ QUCCE-10 T/ SIS10T. In addition, when the supply voltage is at 1 V, the read and write access time, hold power, and critical charge is also improved.

previous article A novel method for diabetes classification and prediction with Pycaret

next article FPGA implementation of proposed number plate localization algorithm based on YOLOv2 (You Only Look Once)

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

Amusan OA, Witulski AF, Massengill LW, Bhuva BL, Fleming PR, Alles ML, Sternberg AL, Black JD, Schrimpf RD (2006) Charge collection and charge sharing in a 130 nm cmos technology. IEEE Trans Nucl Sci 53(6):3253–3258CrossRef

Argyrides C, Pradhan DK, Kocak T (2009) Matrix codes for reliable and cost efficient memory chips. IEEE Trans Very Large Scale Integr (VLSI) Syst 19(3):420–428

Baumann R (2002) The impact of technology scaling on soft error rate performance and limits to the efficacy of error correction. In: Digest. International Electron Devices Meeting, IEEE, 2002, pp. 329–332.

Bedingfield KL, Leach RD (1996) Spacecraft system failures and anomalies attributed to the natural space environment. National Aeronautics and Space Administration, Marshall Space Flight Center, vol. 1390.

Binder D, Smith EC, Holman A (1975) Satellite anomalies from galactic cosmic rays. IEEE Trans Nucl Sci 22(6):2675–2680CrossRef

Chen J, Chen S, Liang B, Liu B, Liu F (2012) Radiation hardened by design techniques to reduce single event transient pulse width based on the physical mechanism. Microelectron Reliab 52(6):1227–1232CrossRef

Guo J, Xiao L, Mao Z (2014) Novel low-power and highly reliable radiation hardened memory cell for 65 nm cmos technology. IEEE Trans Circuits Syst I Regul Pap 61(7):1994–2001CrossRef

Guo J, Zhu L, Sun H, Cao, H. Huang, T. Wang, C. Qi, R. Zhang, X. Cao, L. Xiao et al., “Design of area-efficient and highly reliable rhbd 10t memory cell for aerospace applications,” IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 26, no. 5, pp. 991–994, 2018.

Hoefflinger B (2020) “Itrs: The international technology roadmap for semiconductors”, in Chips. Springer 2011:161–174

Iwai H (2009) Si mosfet roadmap for 22nm and beyond. In: 2009 4th International Conference on Computers and Devices for Communication (CODEC). IEEE, pp 1–4

Jahinuzzaman SM, Rennie DJ, Sachdev M (2009) A soft error tolerant 10t sram bit-cell with differential read capability. IEEE Trans Nucl Sci 56(6):3768–3773CrossRef

Jiang J, Xu Y, Zhu W, Xiao J, Zou S (2018) Quadruple cross-coupled latch-based 10t and 12t sram bit-cell designs for highly reliable terrestrial applications. IEEE Trans Circuits Syst I Regul Pap 66(3):967–977CrossRef

Johnston A (2002) Single-event effects in advanced cmos devices

Jung I-S, Kim Y-B, Lombardi F (2012) A novel sort error hardened 10t sram cells for low voltage operation IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS). IEEE 2012:714–717

Kumar MP, Lorenzo R, Khaja J, Singh A (2023) A Highly Stable PNN-PPN-10T SRAM Cell With Improved Reliability. 3rd International conference on Artificial Intelligence and Signal Processing (AISP). VIJAYAWADA, India 2023:1–5. https://doi.org/10.1109/AISP57993.2023.10135013CrossRef

Kumar MP, Lorenzo R (2022) A 1.2v, radiation hardened 14t sram memory cell for aerospace applications. In: 2022 IEEE Silchar Subsection Conference (SILCON), pp 1–7

Liu S-F, Reviriego P, Maestro JA (2010) Efficient majority logic fault detection with difference-set codes for memory applications,” IEEE transactions on very large scale integration (VLSI) systems, 20(1):148–156

Lorenzo R, Paily R (2019) Low power 10t sram cell with improved stability solving soft error issue. In TENCON 2019–2019 IEEE Region 10 Conference (TENCON). IEEE, 2019, pp. 2549–2553.

Lorenzo R, Chaudhury S (2016) Optimal body bias to control stability, leakage and speed in sram cell. J Circ SYst Comput 25(08):1650096CrossRef

Lorenzo R, Chaudhury S (2017) A novel 9t sram architecture for low leakage and high performance. Analog Integr Circ Sig Process 92(2):315–325CrossRef

Lorenzo R, Pailly R (2020) Single bit-line 11t sram cell for low power and improved stability. IET Comput Digital Tech 14(3):114–121CrossRef

Lorenzo R, Paily R (2022) Half-selection disturbance free 8t low leakage sram cell. Int J Circuit Theory Appl 50(5):1557–1575CrossRef

May TC, Woods MH (1979) Alpha-particle-induced soft errors in dynamic memories. IEEE Trans Electron Devices 26(1):2–9CrossRef

McLain ML, Barnaby HJ, Esqueda IS, Oder J, Vermeire B, “Reliability of high performance standard two-edge and radiation hardened by design enclosed geometry transistors”, in, (2009) IEEE International Reliability Physics Symposium. IEEE 2009:174–179

Naseer R, Draper J (2008) Parallel double error correcting code design to mitigate multi-bit upsets in srams. In: ESSCIRC 2008–34th European Solid-State Circuits Conference. IEEE, pp 222–225.

Pal S, Sri DD, Ki W-H, Islam A (2020) Highly stable low power radiation hardened memory-by-design sram for space applications. IEEE Trans Circuits Syst II Express Briefs 68(6):2147–2151

Pal S, Sahay S, Ki W-H, Tsui C-Y (2022) A 10t soft-error-immune sram with multi-node upset recovery for low-power space applications. IEEE Trans Device Mater Reliab 22(1):85–88CrossRef

Pavan Kumar M, Lorenzo R (2023) A review on radiation hardened memory cells for space and terrestrial applications. Int J Circ Theory Appl 51(1):475–499. https://doi.org/10.1002/cta.3429

Petersen E, Shapiro P, Adams J, Burke E (1982) Calculation of cosmicray induced soft upsets and scaling in vlsi devices. IEEE Trans Nucl Sci 29(6):2055–2063CrossRef

Pickel JC, Blandford J (1978) Cosmic ray induced in mos memory cells. IEEE Trans Nucl Sci 25(6):1166–1171CrossRef

Qi C, Xiao L, Wang T, Li J, Li L (2016) A highly reliable memory cell design combined with layout-level approach to tolerant single-event upsets. IEEE Trans Device Mater Reliab 16(3):388–395CrossRef

Shekhar R, Kumar CI (2022) Design of highly reliable radiation hardened 10t sram cell for low voltage applications. Integration 87:176–181CrossRef

Title: Design and analysis of radiation hardened 10 T SRAM cell for space and terrestrial applications
Authors: Pavan Kumar Mukku
Rohit Lorenzo
Publication date: 12-07-2023
Publisher: Springer Berlin Heidelberg
Published in: Microsystem Technologies / Issue 10/2023
Print ISSN: 0946-7076
Electronic ISSN: 1432-1858
DOI: https://doi.org/10.1007/s00542-023-05500-2

Springer Professional

Abstract

Please log in to get access to your license.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Springer Professional "Technik"

Other articles of this Issue 10/2023

A co-operative type of multi-robot parking system with versatile mode and implementation using FPGA

Design, development and performance analysis of FSPV system for powering sustainable energy based mini micro-grid

IOT based detection of vehicle accident and an emergency help using application interface

Extraction of non-quasi-static model parameters for cylindrical gate-stacked junction-less accumulation mode MOSFET and its implementation as RF filters for circuit applications

Improved analog and AC performance for high frequency linearity based applications using gate-stack dual metal (DM) nanowire (NW) FET (4H-SiC)

A novel method for diabetes classification and prediction with Pycaret