Skip to main content
Top
Published in: Microsystem Technologies 9/2017

07-04-2016 | Technical Paper

Development of a methodology for the extraction of BSIM3v3.2.2 parameters of Ge-channel MOSFETs and estimation of analog circuit performance

Authors: Surajit Bera, Chandrima Mondal, Abhijit Biswas

Published in: Microsystem Technologies | Issue 9/2017

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

We have developed an algorithm which utilizes model equations for MOSFETs to extract BSIM3v3.2.2 MOSFET model parameters of Ge-channel transistors. The model represents the entire transfer characteristics from sub-threshold to strong inversion regions and the output characteristics from linear to saturation regions thus capturing all the operating bias conditions of gate to source voltage VGS and drain to source voltage VDS. For extraction of various BSIM parameters, the model equations are fitted with reported experimental characteristics, and some with TCAD simulation data of Ge MOSFETs for various geometrical dimensions over a wide range of bias conditions. The algorithm used for extracting BSIM3V3.2.2 parameters by fitting BSIM3v3.2.2 model equations with experimental or simulation data is written in MATLAB code. The extracted BSIM model parameters are employed in ADS circuit simulator to reproduce the transfer characteristics of Ge MOSFETs with the same channel length and channel width of 80 nm for both high and low body bias conditions. The characteristics obtained from ADS match well with those obtained from TCAD simulation using SILVACOATLAS thereby ensuring the accuracy of our extraction methodology. The extracted set of BSIM3V3.2.2 parameters is used to generate transfer and output characteristics of Ge channel pMOSFETs at channel length of 70 nm. The extracted value of threshold voltage, bulk mobility and saturation velocity are −0.2 V, 0.18 m2/V.s and 1.2 × 106 m/s, respectively. Our study reveals that various device parameters such as transconductance, intrinsic voltage gain, and cut-off frequency show a maximum value of 677 μS/μm, 2.7, and 63 GHz, respectively.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
go back to reference ATLAS Users’ Manual (2012) A numerical device simulator. Silvaco Int, Santa Clara ATLAS Users’ Manual (2012) A numerical device simulator. Silvaco Int, Santa Clara
go back to reference Antognetti P, Massobrio G (1993) In: Massobrio G (ed) Semiconductor device modeling with spice, 2nd edn. McGraw-Hill Inc., New York Antognetti P, Massobrio G (1993) In: Massobrio G (ed) Semiconductor device modeling with spice, 2nd edn. McGraw-Hill Inc., New York
go back to reference Brews JR (2006) MOSFET hand analysis using BSIM. IEEE Circuits Devices Mag 21(6):28–36 Brews JR (2006) MOSFET hand analysis using BSIM. IEEE Circuits Devices Mag 21(6):28–36
go back to reference Cheng Y, Jeng M-C, Liu Z, Huang J, Chan M, Chen K, Ko PK, Hu C (1997) A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation. IEEE Trans Electron Devices 44(2):277–287CrossRef Cheng Y, Jeng M-C, Liu Z, Huang J, Chan M, Chen K, Ko PK, Hu C (1997) A physical and scalable I-V model in BSIM3v3 for analog/digital circuit simulation. IEEE Trans Electron Devices 44(2):277–287CrossRef
go back to reference Daele WVD, Royer CL, Augendre E, Mitard J, Ghibaudo G, Cristoloveanu S (2011) Detailed investigation of effective field, hole mobility and scattering mechanisms in GeOI and Ge pMOSFETs. Solid State Electron 59(1):25–33CrossRef Daele WVD, Royer CL, Augendre E, Mitard J, Ghibaudo G, Cristoloveanu S (2011) Detailed investigation of effective field, hole mobility and scattering mechanisms in GeOI and Ge pMOSFETs. Solid State Electron 59(1):25–33CrossRef
go back to reference Fu CH, Liao KSC, Liu LJ, Li CC, Chen TC, Cheng JW, Lu CC (2014) An ultralow EOT Ge MOS device with tetragonal HfO2 and high quality HfxGeyO interfacial layer. IEEE Trans Electr Devices 61(8):2662–2667CrossRef Fu CH, Liao KSC, Liu LJ, Li CC, Chen TC, Cheng JW, Lu CC (2014) An ultralow EOT Ge MOS device with tetragonal HfO2 and high quality HfxGeyO interfacial layer. IEEE Trans Electr Devices 61(8):2662–2667CrossRef
go back to reference Gowda SM, Sheu BJ (1994) BSIM plus: an advanced SPICE model for submicron MOS VLSI circuits. IEEE Trans Comput Aided Design Integr Circuits Syst 13(9):1166–1170 Gowda SM, Sheu BJ (1994) BSIM plus: an advanced SPICE model for submicron MOS VLSI circuits. IEEE Trans Comput Aided Design Integr Circuits Syst 13(9):1166–1170
go back to reference Hellings G, Mitard J, Eneman G, De Jaeger B, Brunco DP, Shamiryan D, Vandeweyer T, Meuris M, Heyns MM, De Meyer K (2009) High performance 70-nm germanium pMOSFETs with boron LDD Implants. IEEE Electron Device Lett 30(1):88–90CrossRef Hellings G, Mitard J, Eneman G, De Jaeger B, Brunco DP, Shamiryan D, Vandeweyer T, Meuris M, Heyns MM, De Meyer K (2009) High performance 70-nm germanium pMOSFETs with boron LDD Implants. IEEE Electron Device Lett 30(1):88–90CrossRef
go back to reference Liu W, Jin X, Xi X, Chen J, Jeng M-C, Liu Z, Cheng Y, Chen K, Chan M, Hui K, Huang J, Tu R, Ko PK, Hu C (2005) BSIM3v3.2.2 Users Manual Liu W, Jin X, Xi X, Chen J, Jeng M-C, Liu Z, Cheng Y, Chen K, Chan M, Hui K, Huang J, Tu R, Ko PK, Hu C (2005) BSIM3v3.2.2 Users Manual
go back to reference Mitard J, De Jaeger B, Leys FE, Hellings G, Martens K, Eneman G, Brunco DP, Loo R, Lin JC, Shamiryan D, Vandeweyer T, Winderickx G, Vrancken E, Yu CH, De Meyer K, Caymax M, Pantisano L, Meuris M, Heyns MM (2008) Record ION/IOFF performance for 65 nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability. In: IEEE Electron Devices Meeting, p 1 Mitard J, De Jaeger B, Leys FE, Hellings G, Martens K, Eneman G, Brunco DP, Loo R, Lin JC, Shamiryan D, Vandeweyer T, Winderickx G, Vrancken E, Yu CH, De Meyer K, Caymax M, Pantisano L, Meuris M, Heyns MM (2008) Record ION/IOFF performance for 65 nm Ge pMOSFET and novel Si passivation scheme for improved EOT scalability. In: IEEE Electron Devices Meeting, p 1
go back to reference Mondal C, Biswas A (2012) Studies on halo implants in controlling short-channel effects of nanoscale Ge Channel pMOSFETs. IEEE Trans Electr Devices 59(9):2338–2344CrossRef Mondal C, Biswas A (2012) Studies on halo implants in controlling short-channel effects of nanoscale Ge Channel pMOSFETs. IEEE Trans Electr Devices 59(9):2338–2344CrossRef
go back to reference Mondal C, Biswas A (2013a) 2-D compact model for drain current of fully depleted nanoscale GeOI MOSFETs for improved analog circuit design. IEEE Trans Electron Devices 60(8):2525–2531CrossRef Mondal C, Biswas A (2013a) 2-D compact model for drain current of fully depleted nanoscale GeOI MOSFETs for improved analog circuit design. IEEE Trans Electron Devices 60(8):2525–2531CrossRef
go back to reference Mondal C, Biswas A (2013b) Performance analysis of nanoscale germanium on insulator MOSFETs for mixed-signal system-on-chip applications. Superlattices Microstruct 63(9):277–288CrossRef Mondal C, Biswas A (2013b) Performance analysis of nanoscale germanium on insulator MOSFETs for mixed-signal system-on-chip applications. Superlattices Microstruct 63(9):277–288CrossRef
go back to reference Sheu BJ, Scharfetter DL, Ko PK, Jeng M-C (1987) BSIM: berkeley short-channel IGFET model for MOS transistors. IEEE Solid-State Circuits 22(4):558–566CrossRef Sheu BJ, Scharfetter DL, Ko PK, Jeng M-C (1987) BSIM: berkeley short-channel IGFET model for MOS transistors. IEEE Solid-State Circuits 22(4):558–566CrossRef
go back to reference Shin Y, Chung W, Seol Y, Ho Lee C, Sohn DK, Cho BJ (2014) Demonstration of Ge pMOSFETs with 6 Ao EOT using TaN/Zr02/Zr-cap/n-Ge(lOO) gate stack fabricated by novel vacuum annealing and in situ metal capping method. In: Symp. on VLSI Tech. Dig., p 1 Shin Y, Chung W, Seol Y, Ho Lee C, Sohn DK, Cho BJ (2014) Demonstration of Ge pMOSFETs with 6 Ao EOT using TaN/Zr02/Zr-cap/n-Ge(lOO) gate stack fabricated by novel vacuum annealing and in situ metal capping method. In: Symp. on VLSI Tech. Dig., p 1
go back to reference Tsividis Y (2010) Operation and modeling of the MOS transistor, 2nd edn. Oxford Univ. Press, Oxford Tsividis Y (2010) Operation and modeling of the MOS transistor, 2nd edn. Oxford Univ. Press, Oxford
go back to reference Wong IH, Chen YT, Yan JY, Ciou HJ, Chen YS, Liu CW (2014) Fabrication and low temperature characterization of Ge (110) and (100) p-MOSFETs. IEEE Trans Electron Devices 61(6):2215–2219CrossRef Wong IH, Chen YT, Yan JY, Ciou HJ, Chen YS, Liu CW (2014) Fabrication and low temperature characterization of Ge (110) and (100) p-MOSFETs. IEEE Trans Electron Devices 61(6):2215–2219CrossRef
go back to reference Yamamoto T, Yamashita Y, Harada M, Taoka N, Ikeda K, Suzuki K, Kiso O, Sugiyama N, Takagi SI (2007) High performance 60 nm gate length germanium p-MOSFETs with Ni Germanide Metal Source/Drain. In: IEEE Electron Devices Meeting, p 1041 Yamamoto T, Yamashita Y, Harada M, Taoka N, Ikeda K, Suzuki K, Kiso O, Sugiyama N, Takagi SI (2007) High performance 60 nm gate length germanium p-MOSFETs with Ni Germanide Metal Source/Drain. In: IEEE Electron Devices Meeting, p 1041
go back to reference Yu X, Zhang R, Kang J, Maeda T, Itatani T, Osada T, Hata M, Takenaka M, Takagi S (2015) Ultrathin body germanium-on-insulator (GeOI) pseudo-MOSFETs fabricated by transfer of epitaxial ge films on III–V substrates. ECS Solid State Lett 4(2):15–18 Yu X, Zhang R, Kang J, Maeda T, Itatani T, Osada T, Hata M, Takenaka M, Takagi S (2015) Ultrathin body germanium-on-insulator (GeOI) pseudo-MOSFETs fabricated by transfer of epitaxial ge films on III–V substrates. ECS Solid State Lett 4(2):15–18
go back to reference Zhang R, Huang P, Lin J, Taoka N, Takenaka M, Takagi S (2013) High-mobility Ge p- and n-MOSFETs with 0.7-nm EOT using HfO2 /Al2O3 /GeO x /Ge gate stacks fabricated by plasma postoxidation. IEEE Trans Electron Devices 60(3):927–934CrossRef Zhang R, Huang P, Lin J, Taoka N, Takenaka M, Takagi S (2013) High-mobility Ge p- and n-MOSFETs with 0.7-nm EOT using HfO2 /Al2O3 /GeO x /Ge gate stacks fabricated by plasma postoxidation. IEEE Trans Electron Devices 60(3):927–934CrossRef
Metadata
Title
Development of a methodology for the extraction of BSIM3v3.2.2 parameters of Ge-channel MOSFETs and estimation of analog circuit performance
Authors
Surajit Bera
Chandrima Mondal
Abhijit Biswas
Publication date
07-04-2016
Publisher
Springer Berlin Heidelberg
Published in
Microsystem Technologies / Issue 9/2017
Print ISSN: 0946-7076
Electronic ISSN: 1432-1858
DOI
https://doi.org/10.1007/s00542-016-2920-5

Other articles of this Issue 9/2017

Microsystem Technologies 9/2017 Go to the issue