2017 | OriginalPaper | Chapter
Low THD ±0.75 V 32 nm CNFET Quadrature VCO for PLL and Costas-Loop Applications
Authors : Jyoti Sharma, Md. Samar Ansari
Published in: Proceeding of International Conference on Intelligent Communication, Control and Devices
Publisher: Springer Singapore
Activate our intelligent search to find suitable subject content or patents.
Select sections of text to find matching patents with Artificial Intelligence. powered by
Select sections of text to find additional relevant content using AI-assisted search. powered by