Skip to main content
Top

2010 | OriginalPaper | Chapter

7. SJ-MOSFET Structure

Author : B. Jayant Baliga

Published in: Advanced Power MOSFET Concepts

Publisher: Springer US

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

The power MOSFET structures discussed in the last two chapters utilize two-dimensional charge coupling for supporting the drain voltage when operating in the blocking mode. The charge coupling is achieved in these devices by utilizing a source electrode located within an oxide coated trench oriented orthogonal to the wafer surface. In these structures, a depletion layer is simultaneously formed across a horizontal P-N junction and a vertical MOS interface at the trench sidewalls. The simultaneous depletion in the x- and y-directions produces the desired two-dimensional charge coupling which improves the electric field distribution and allows using very high doping levels for the drift region.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference L. Lorenz, et al, “COOLMOS – A New Milestone in High Voltage Power MOS”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 3–10, 1999. L. Lorenz, et al, “COOLMOS – A New Milestone in High Voltage Power MOS”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 3–10, 1999.
2.
go back to reference T. Fujihira and Y. Miyasaka, “Simulated Superior Performances of Semiconductor Superjunction Devices”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 423–426, 1998. T. Fujihira and Y. Miyasaka, “Simulated Superior Performances of Semiconductor Superjunction Devices”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 423–426, 1998.
3.
go back to reference S. Iwamoto, et al, “Above 500-V Class Super-Junction MOSFETs Fabricated by Deep Trench Etching and Epitaxial Growth”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 31–34, 2005. S. Iwamoto, et al, “Above 500-V Class Super-Junction MOSFETs Fabricated by Deep Trench Etching and Epitaxial Growth”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 31–34, 2005.
4.
go back to reference T. Nitta, et al, “Experimental Results and Simulation Analysis of 250-V Super-Trench Power MOSFET (STM)”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 77–80, 2000. T. Nitta, et al, “Experimental Results and Simulation Analysis of 250-V Super-Trench Power MOSFET (STM)”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 77–80, 2000.
5.
go back to reference Y. Hattori, et al, “Shallow Angle Implantation for Extended Trench Gate Power MOSFETs with Super-Junction Structure”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 427–430, 2001. Y. Hattori, et al, “Shallow Angle Implantation for Extended Trench Gate Power MOSFETs with Super-Junction Structure”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 427–430, 2001.
6.
go back to reference H. Ninomiya, et al, “Ultra-Low On-Resistance 60-100 V Super-Junction U-MOSFETs Fabricated by Multiple Ion-Implantation”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 177–180, 2004. H. Ninomiya, et al, “Ultra-Low On-Resistance 60-100 V Super-Junction U-MOSFETs Fabricated by Multiple Ion-Implantation”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 177–180, 2004.
7.
go back to reference W. Saito, et al, “Over 1000-V Semi-Superjunction MOSFET with Ultra-Low On-Resistance below the Si-Limit”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 27–30, 2005. W. Saito, et al, “Over 1000-V Semi-Superjunction MOSFET with Ultra-Low On-Resistance below the Si-Limit”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 27–30, 2005.
8.
go back to reference C. Rochefort and R. van Dalen, “A Scalable Trench Etch Base Process for High Voltage Vertical RESURF MOSFETs”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 35–38, 2005. C. Rochefort and R. van Dalen, “A Scalable Trench Etch Base Process for High Voltage Vertical RESURF MOSFETs”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 35–38, 2005.
9.
go back to reference T. Minato, et al, “Which is Cooler, Trench or Multi-Epitaxy”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 73–76, 2000. T. Minato, et al, “Which is Cooler, Trench or Multi-Epitaxy”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 73–76, 2000.
10.
go back to reference J. Glenn and J. Siekkinen, “A Novel Vertical Deep Trench RESURF DMOS”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 197–200, 2000. J. Glenn and J. Siekkinen, “A Novel Vertical Deep Trench RESURF DMOS”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 197–200, 2000.
11.
go back to reference J. Sakakibara, et al, “600-V class Super Junction MOSFET with High Aspect Ratio P/N Columns Structure”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 299–302, 2008. J. Sakakibara, et al, “600-V class Super Junction MOSFET with High Aspect Ratio P/N Columns Structure”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 299–302, 2008.
12.
go back to reference D. Disney and G. Dolny, “JFET Depletion in Super-Junction Devices”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 157–160, 2008. D. Disney and G. Dolny, “JFET Depletion in Super-Junction Devices”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 157–160, 2008.
13.
go back to reference B.J. Baliga, “Fundamentals of Power Semiconductor Devices”, Springer-Science, New York, 2008.CrossRef B.J. Baliga, “Fundamentals of Power Semiconductor Devices”, Springer-Science, New York, 2008.CrossRef
14.
go back to reference B. Zhang, Z. Xu, and A.Q. Huang, “Analysis of the Forward Biased Safe Operating Area of the Super Junction MOSFET”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 61–64, 2000. B. Zhang, Z. Xu, and A.Q. Huang, “Analysis of the Forward Biased Safe Operating Area of the Super Junction MOSFET”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 61–64, 2000.
15.
go back to reference H. Mahfoz-Kotb, et al, “Feasibility study of a Junction Termination using Deep Trench Isolation Technique for the Realization of DT-SJMOSFETs”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 303–306, 2008. H. Mahfoz-Kotb, et al, “Feasibility study of a Junction Termination using Deep Trench Isolation Technique for the Realization of DT-SJMOSFETs”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 303–306, 2008.
16.
go back to reference L. Theolier, et al, “A New Junction Termination Technique: Deep Trench Termination (DT2)”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 176–179, 2009. L. Theolier, et al, “A New Junction Termination Technique: Deep Trench Termination (DT2)”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 176–179, 2009.
17.
go back to reference P.M. Shenoy, A. Bhalla, and G.M. Dolny, “Analysis of the Effect of Charge Imbalance on the Static and Dynamic Characteristics of the Super-Junction MOSFET”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 99–102, 1999. P.M. Shenoy, A. Bhalla, and G.M. Dolny, “Analysis of the Effect of Charge Imbalance on the Static and Dynamic Characteristics of the Super-Junction MOSFET”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 99–102, 1999.
18.
go back to reference M. Rub, et al, “A Novel Trench Concept for the Fabrication of Compensation Devices”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 203–206, 2003. M. Rub, et al, “A Novel Trench Concept for the Fabrication of Compensation Devices”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 203–206, 2003.
19.
go back to reference M. Buzzo, et al, “Characterization of Unconventional Engineering Solutions for Super-Junction Devices”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 149–152, 2006. M. Buzzo, et al, “Characterization of Unconventional Engineering Solutions for Super-Junction Devices”, IEEE International Symposium on Power Semiconductor Devices and ICs, pp. 149–152, 2006.
Metadata
Title
SJ-MOSFET Structure
Author
B. Jayant Baliga
Copyright Year
2010
Publisher
Springer US
DOI
https://doi.org/10.1007/978-1-4419-5917-1_7