Top

Journal of Computational Electronics

Published in:

01-03-2015

1/f noise simulation in MOSFETs under cyclo-stationary conditions using SPICE simulator

Authors: Thiago H. Both, Gilson I. Wirth, Dragica Vasileska

Published in: Journal of Computational Electronics | Issue 1/2015

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

The purpose of this work is to propose a methodology to compute 1/f noise in MOS transistors under cyclo-stationary operation using the standard BSIM4 noise model. The proposed technique relies on a transient simulation, prior to the noise simulation, in which the average carrier quasi Fermi level in the channel is computed. Using this average quasi Fermi level and an energy distribution of traps, flicker noise parameters—NOIA, NOIB and NOIC—are recalculated in order to account for cyclo-stationary conditions. With these recalculated parameters, a noise simulation, using standard BSIM4 noise model, is performed. Simulation results are presented and compared to experimental data available in the literature, indicating the validity of the method.

previous article Comprehensive analysis of GR noise in InGaP–GaAs HBT by physics-based simulation and low frequency characterization

next article Numerical aspects of noise simulation in MOSFETs by a Langevin–Boltzmann solver

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 340 Zeitschriften

aus folgenden Fachgebieten:

Bauwesen + Immobilien
Business IT + Informatik
Finance + Banking
Management + Führung
Marketing + Vertrieb
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Bloom, I., Nemirovsky, Y.: 1/f noise reduction of metal-oxide-semiconductor transistors by cycling from inversion to accumulation. Appl. Phys. Lett. 58(15), 1664–1666 (1991)CrossRef

Gierkink, S., Klumperink, E., van der Wel, A., Hoogzaad, G., van Tuijl, E., Nauta, B.: 1/f device noise reduction and its effects on phase noise in CMOS ring oscillators. IEEE J. Solid-State Circuits 34(7), 1022–1025 (1999)CrossRef

Dierickx, B., Simoen, E.: The decrease of “random telegraph signal” noise in metal-oxide-semiconductor field-effect transistors when cycled from inversion to accumulation. J. Appl. Phys. 71, 2028–2029 (1992)CrossRef

van der Wel, A., Klumperink, E., Hoekstra, E., Nauta, B.: Relating random telegraph signal noise in metal-oxide-semiconductor transistors to interface trap energy distribution. Appl. Phys. Lett. 87(18), 183507 (2005)

Klumperink, E., Gierkink, S., van der Wel, A., Nauta, B.: Reducing MOSFET 1/f noise and power consumption by switched biasing. IEEE J. Solid-State Circuits 35(7), 994–1001 (2000)CrossRef

Siprak, D., Tiebout, T., Zanolla, N., Baumgartner, P., Fiegna, C.: Noise reduction in CMOS circuits through switched gate and forward substrate bias. IEEE J. Solid-State Circuits 44(7), 1959–1967 (2009)CrossRef

Hung, K., Ko, P., Hu, Chenming, Cheng, Y.: A physics-based MOSFET noise model for circuit simulators. IEEE Trans. Electron Devices 37(5), 1323–1333 (1990)CrossRef

Dallasen, R., Wirth, G.: Low frequency noise models analysis and simulation using Forward Bulk Bias. In: SBMicro, Curitiba, pp. 1–4 (2013)

Koh, J., Schmitt-Landsiedel, D., Thewes, R., Brederlow, R.: A complementary switched MOSFET architecture for the 1/f noise reduction in linear analog CMOS ICs. IEEE J. Solid-State Circuits 42(6), 1352–1361 (2007)CrossRef

10.

Wirth, G., da Silva, R., Kaczer, B.: Statistical model for MOSFET bias temperature instability component due to charge trapping. IEEE Trans. Electron Devices 58(8), 2743–2751 (2011)CrossRef

11.

Galup-Montoro, C., Schneider, M.: MOSFET Modeling and Analysis for Circuit Design. World Scientific, Singapore (2007)

12.

van der Wel, A., Klumperink, E., Gierkink, S., Wassenaar, R., Wallinga, H.: MOSFET 1/f noise measurement under switched bias conditions. IEEE Trans. Electron Devices 21(1), 43–46 (2000)CrossRef

Title: 1/f noise simulation in MOSFETs under cyclo-stationary conditions using SPICE simulator
Authors: Thiago H. Both
Gilson I. Wirth
Dragica Vasileska
Publication date: 01-03-2015
Publisher: Springer US
Published in: Journal of Computational Electronics / Issue 1/2015
Print ISSN: 1569-8025
Electronic ISSN: 1572-8137
DOI: https://doi.org/10.1007/s10825-014-0655-z

Springer Professional

Abstract

Please log in to get access to your license.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Springer Professional "Technik"

Springer Professional "Wirtschaft"

Other articles of this Issue 1/2015

Ultrafast all-optical universal logic gates with graphene and graphene-oxide metal porphyrin composites

The role of measurement time on the universal crossover from $$1/f$$ 1 / f to non- $$1/f$$ 1 / f noise behavior

A novel digital implementation of neuron–astrocyte interactions

A full-range dual material gate tunnel field effect transistor drain current model considering both source and drain depletion region band-to-band tunneling

Modeling of characteristic parameters for nano-scale junctionless double gate MOSFET considering quantum mechanical effect

A new static differential design style for hybrid SET–CMOS logic circuits