Skip to main content
Top
Published in: Journal of Computational Electronics 1/2015

01-03-2015

Modeling of characteristic parameters for nano-scale junctionless double gate MOSFET considering quantum mechanical effect

Authors: Manash Chanda, Swapnadip De, Chandan Kumar Sarkar

Published in: Journal of Computational Electronics | Issue 1/2015

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

This paper analytically models the characteristics parameters of nano-scale junctionless double gate MOSFETs under quantum confinement, as junctionless transistors gain advantages over their junction based counterparts recently. The models explicitly show how the device parameters like silicon channel thickness, oxide thickness, channel length etc. affect the characteristic parameters like surface potential, threshold voltage etc. when quantum mechanical effects dominate. We also study the effect of temperature on electron populations on sub-band energy levels. Variable quasi Fermi energy level is considered in this paper to increase the accuracy of the proposed models. Threshold voltage roll-off and drain induced barrier lowering are also analyzed to increase the efficacy of the models. These analytical models, valid from accumulation to depletion regimes, are validated and verified with the data obtained from Schrödinger–Poisson solver model of Technology Computer Aided Design. Simplicity of the proposed models give easy way to understand, analyze, and design Double Gate Junctionless transistors comprehensively.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Kundu, S.: Design methodologies for nano-electronic digital and analogue circuits. IET Circuits Devices Syst. 7(5), 221–222 (2013)CrossRef Kundu, S.: Design methodologies for nano-electronic digital and analogue circuits. IET Circuits Devices Syst. 7(5), 221–222 (2013)CrossRef
2.
go back to reference Lee, C.-W., Nazarov, A.N., Ferain, I., Akhavan, N.D., Yan, R., Razavi, P., Yu, R., Doria, R.T., Colinge, J.-P.: Low subthreshold slope in junctionless multigate transistors. Appl. Phys. Lett. 96(10), 102106-1–102106-3 (2010) Lee, C.-W., Nazarov, A.N., Ferain, I., Akhavan, N.D., Yan, R., Razavi, P., Yu, R., Doria, R.T., Colinge, J.-P.: Low subthreshold slope in junctionless multigate transistors. Appl. Phys. Lett. 96(10), 102106-1–102106-3 (2010)
3.
go back to reference Chiang, T.K.: A new quasi-2-D threshold voltage model for short-channel junctionless cylindrical surrounding gate (JLCSG) MOSFETs. TCAD-IEEE 59(11), 3127–3129 (2012) Chiang, T.K.: A new quasi-2-D threshold voltage model for short-channel junctionless cylindrical surrounding gate (JLCSG) MOSFETs. TCAD-IEEE 59(11), 3127–3129 (2012)
4.
go back to reference Park, J.-T., Kim, J.Y., Lee, C.-W., Colinge, J.-P.: Low-temperature conductance oscillations in junctionless nanowire transistors. Appl. Phys. Lett. 97(17), 172101-1–172101-2 (2010) Park, J.-T., Kim, J.Y., Lee, C.-W., Colinge, J.-P.: Low-temperature conductance oscillations in junctionless nanowire transistors. Appl. Phys. Lett. 97(17), 172101-1–172101-2 (2010)
5.
go back to reference Lee, C.W., Borne, A., Ferain, I., Afzalian, A., Yan, R., Akhavan, N.D., Razavi, P., Colinge, J.P.: High-temperature performance of silicon junctionless MOSFETs. IEEE Trans. Electron Devices 57(3), 620–625 (2010)CrossRef Lee, C.W., Borne, A., Ferain, I., Afzalian, A., Yan, R., Akhavan, N.D., Razavi, P., Colinge, J.P.: High-temperature performance of silicon junctionless MOSFETs. IEEE Trans. Electron Devices 57(3), 620–625 (2010)CrossRef
6.
go back to reference Lallement, C., Sallese, J.-M., Bucher, M., Grabinski, W., Fazan, Pierre C.: Accounting for quantum effects and poly-silicon depletion from weak to strong inversion in a charge-based design-oriented MOSFET model. TED 50(2), 406–417 (2003)CrossRef Lallement, C., Sallese, J.-M., Bucher, M., Grabinski, W., Fazan, Pierre C.: Accounting for quantum effects and poly-silicon depletion from weak to strong inversion in a charge-based design-oriented MOSFET model. TED 50(2), 406–417 (2003)CrossRef
7.
go back to reference Jazaeri, F., Barbut, L., Sallese, J.M.: Modeling and design space of junctionless symmetric DG MOSFETs with long channel. IEEE TED 60(7), 2120–2127 (2013)CrossRef Jazaeri, F., Barbut, L., Sallese, J.M.: Modeling and design space of junctionless symmetric DG MOSFETs with long channel. IEEE TED 60(7), 2120–2127 (2013)CrossRef
8.
go back to reference Sallese, J.M., Chevillon, N., Lallement, C., Iñiguez, B., Prégaldiny, F.: Charge-based modeling of junctionless double-gate field-effect transistors. IEEE TED 58(8), 2628–2637 (2011)CrossRef Sallese, J.M., Chevillon, N., Lallement, C., Iñiguez, B., Prégaldiny, F.: Charge-based modeling of junctionless double-gate field-effect transistors. IEEE TED 58(8), 2628–2637 (2011)CrossRef
9.
go back to reference Chen, Z., Xiao, Y., Tang, M., Xiong, Y., Huang, J., Li, J., Gu, X., Zhou, Y.: Surface-potential-based drain current model for long-channel junctionless double-gate MOSFETs. IEEE TED 59(12), 3292–3298 (2012)CrossRef Chen, Z., Xiao, Y., Tang, M., Xiong, Y., Huang, J., Li, J., Gu, X., Zhou, Y.: Surface-potential-based drain current model for long-channel junctionless double-gate MOSFETs. IEEE TED 59(12), 3292–3298 (2012)CrossRef
10.
go back to reference Duarte, J.P., Choi, S.J., II Moon, D., Choi, Y.K.: Simple analytical bulk current model for long-channel double-gate junctionless transistors. IEEE Electron. Devices Lett. 32(6), 704–706 (2011)CrossRef Duarte, J.P., Choi, S.J., II Moon, D., Choi, Y.K.: Simple analytical bulk current model for long-channel double-gate junctionless transistors. IEEE Electron. Devices Lett. 32(6), 704–706 (2011)CrossRef
11.
go back to reference Taur, Y., Chen, H.P., Wang, W., Lo, S.H., Wann, C.: On-off charge-voltage characteristics and dopant number fluctuation effects in junctionless double-gate MOSFETs. IEEE TED 59(3), 863–866 (2012)CrossRef Taur, Y., Chen, H.P., Wang, W., Lo, S.H., Wann, C.: On-off charge-voltage characteristics and dopant number fluctuation effects in junctionless double-gate MOSFETs. IEEE TED 59(3), 863–866 (2012)CrossRef
12.
go back to reference Silvaco International: Device simulator Silvaco-ATLAS user’s manual. Silvaco International, Santa Clara (2007) Silvaco International: Device simulator Silvaco-ATLAS user’s manual. Silvaco International, Santa Clara (2007)
13.
go back to reference Lundstrom, M.S., Guo, J.: Nanoscale Transistors: Device Physics, Modeling and Simulation. Springer, New York (2006) Lundstrom, M.S., Guo, J.: Nanoscale Transistors: Device Physics, Modeling and Simulation. Springer, New York (2006)
14.
go back to reference Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge University Press, Cambridge (1998) Taur, Y., Ning, T.H.: Fundamentals of Modern VLSI Devices. Cambridge University Press, Cambridge (1998)
15.
go back to reference Sze, S.M., Ng, K.K.: Physics of Semiconductor Devices, 3rd edn. Wiley, New York (2006)CrossRef Sze, S.M., Ng, K.K.: Physics of Semiconductor Devices, 3rd edn. Wiley, New York (2006)CrossRef
16.
go back to reference Pierret, R.F.: Semiconductor Device Fundamentals. Addison-Wesley Publishing Company, Reading (1996) Pierret, R.F.: Semiconductor Device Fundamentals. Addison-Wesley Publishing Company, Reading (1996)
Metadata
Title
Modeling of characteristic parameters for nano-scale junctionless double gate MOSFET considering quantum mechanical effect
Authors
Manash Chanda
Swapnadip De
Chandan Kumar Sarkar
Publication date
01-03-2015
Publisher
Springer US
Published in
Journal of Computational Electronics / Issue 1/2015
Print ISSN: 1569-8025
Electronic ISSN: 1572-8137
DOI
https://doi.org/10.1007/s10825-014-0648-y

Other articles of this Issue 1/2015

Journal of Computational Electronics 1/2015 Go to the issue