Skip to main content
Top

2021 | OriginalPaper | Chapter

A Review on Hardware Implementations of Signal Processing Algorithms

Authors : Neelesh Ranjan Srivastava, Vikas Mittal

Published in: Latest Trends in Renewable Energy Technologies

Publisher: Springer Singapore

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Signal processing algorithms are becoming more and more important nowadays due to their utility in almost all fields such as control, communications, instrumentation, automobiles, medical, military applications, etc. In recent times, signal processing algorithms are simulated generally using MATLAB. But for practical use, these simulations need to be implemented in hardware. Their implementation as a stand-alone system requires dedicated hardware as an application-specific integrated circuit (ASIC), field-programmable gate array (FPGA), and others. Therefore, in this paper, a review of various hardware implementations of signal processing algorithms is presented. Different means for these hardware implementations are presented and compared discussing their relative merits and demerits. The emerging trend based on the graphics processing unit (GPU), which takes care of complex floating-point operations involved in signal processing algorithms effectively, is presented in detail along with the associated hardware and software features. ASICs and System-on-Chip (SoCs) are the first choices for hardware implementation as they provide. This review will help the researchers to get a comprehensive review of this domain and help them to jump start in exploring the design of GPU-based stand-alone systems.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference D.H. Jones, A. Powell, C. Bouganis, P.Y.K. Cheung, GPU versus FPGA for high productivity computing, in 2010 International Conference on Field Programmable Logic and Applications, Milano (2010), pp. 119–124 D.H. Jones, A. Powell, C. Bouganis, P.Y.K. Cheung, GPU versus FPGA for high productivity computing, in 2010 International Conference on Field Programmable Logic and Applications, Milano (2010), pp. 119–124
2.
go back to reference K. Elango, K. Muniandi, Hardware implementation of FFT/IFFT algorithms incorporating efficient computational elements. J. Electr. Eng. Technol. 14, 1717–1721 (2019)CrossRef K. Elango, K. Muniandi, Hardware implementation of FFT/IFFT algorithms incorporating efficient computational elements. J. Electr. Eng. Technol. 14, 1717–1721 (2019)CrossRef
3.
go back to reference E. Setiawan, T. Adiono, Implementation of systolic co-processor for deep neural network inference based on SoC, in International SoC Design Conference (ISOCC), 2018 E. Setiawan, T. Adiono, Implementation of systolic co-processor for deep neural network inference based on SoC, in International SoC Design Conference (ISOCC), 2018
4.
go back to reference A. Safari, S. Mekhilef, Simulation and hardware implementation of incremental conductance MPPT with direct control method using Cuk converter. IEEE Trans. Industr. Electron. 58(4), 1154–1161 (2011)CrossRef A. Safari, S. Mekhilef, Simulation and hardware implementation of incremental conductance MPPT with direct control method using Cuk converter. IEEE Trans. Industr. Electron. 58(4), 1154–1161 (2011)CrossRef
5.
go back to reference M. Han, J.M. Song, H.G. Yang, Y. Kim, Implementation of multi-channel FM repeater using digital signal processing algorithm in FPGA, in International SoC Design Conference (ISOCC), 2018 M. Han, J.M. Song, H.G. Yang, Y. Kim, Implementation of multi-channel FM repeater using digital signal processing algorithm in FPGA, in International SoC Design Conference (ISOCC), 2018
6.
go back to reference E. Onat, FPGA implementation of target detection algorithm at real-time video signal processing using harris corner detector filter, in 26th Signal Processing and Communications Applications Conference (SIU), 2018 E. Onat, FPGA implementation of target detection algorithm at real-time video signal processing using harris corner detector filter, in 26th Signal Processing and Communications Applications Conference (SIU), 2018
7.
go back to reference T. Rissa, R. Uusikartano, J. Niittylahti, Adaptive FIR filter architectures for run‐time reconfigurable FPGAs, in Proceedings, IEEE International Conference on Field‐Programmable Technology, 2002 T. Rissa, R. Uusikartano, J. Niittylahti, Adaptive FIR filter architectures for run‐time reconfigurable FPGAs, in Proceedings, IEEE International Conference on Field‐Programmable Technology, 2002
8.
go back to reference C. Siddappa, M. Wickert, CAF implementation on FPGA using python tools, in Proceedings of the 18th Python in Science Conference (SCIPY 2019) C. Siddappa, M. Wickert, CAF implementation on FPGA using python tools, in Proceedings of the 18th Python in Science Conference (SCIPY 2019)
9.
go back to reference V. Sze, Y.-H. Chen, J. Emer, A. Suleiman, Z. Zhang, Hardware for machine learning: challenges and opportunities, in 2018 IEEE Custom Integrated Circuits Conference (CICC) (2018) V. Sze, Y.-H. Chen, J. Emer, A. Suleiman, Z. Zhang,  Hardware for machine learning: challenges and opportunities, in 2018 IEEE Custom Integrated Circuits Conference (CICC) (2018)
10.
go back to reference S.P. Mohanty, GPU-CPU multi-core for real-time signal processing, in 2009 Digest of Technical Papers International Conference on Consumer Electronics, Las Vegas, NV, 2009, pp. 1–2 S.P. Mohanty, GPU-CPU multi-core for real-time signal processing, in 2009 Digest of Technical Papers International Conference on Consumer Electronics, Las Vegas, NV, 2009, pp. 1–2
11.
go back to reference N. Sulaiman, Z. Obaid, M.H. Marhaban, M.N. Hamidon, Design and implementation of FPGA-based systems - a review. Aust. J. Basic Appl. Sci. (2009) N. Sulaiman, Z. Obaid, M.H. Marhaban, M.N. Hamidon, Design and implementation of FPGA-based systems - a review. Aust. J. Basic Appl. Sci. (2009)
12.
go back to reference B. Cope, P.Y.K. Cheung, W. Luk, S. Witt, Have GPUs made FPGAs redundant in the field of video processing? in Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005., Singapore (2005), pp. 111–118 B. Cope, P.Y.K. Cheung, W. Luk, S. Witt, Have GPUs made FPGAs redundant in the field of video processing? in Proceedings. 2005 IEEE International Conference on Field-Programmable Technology, 2005., Singapore (2005), pp. 111–118
13.
go back to reference L. Shi, X. Gao, X. Yang, Z. Chen, M. Zheng, Algorithm optimization and hardware implementation for merge mode in HEVC. J. Real-Time Image Process. (2018) L. Shi, X. Gao, X. Yang, Z. Chen, M. Zheng, Algorithm optimization and hardware implementation for merge mode in HEVC. J. Real-Time Image Process. (2018)
14.
go back to reference S.L.Harris, D. MoneyHarris, Digital Design and Computer Architecture, ARM Edition (2016), pp. 172–237 S.L.Harris, D. MoneyHarris, Digital Design and Computer Architecture, ARM Edition (2016), pp. 172–237
15.
go back to reference E. Monmasson, M.N. Cirstea, FPGA Design Methodology for Industrial Control Systems—A Review. IEEE Trans. Industr. Electron. 54(4), 1824–1842 (2007)CrossRef E. Monmasson, M.N. Cirstea, FPGA Design Methodology for Industrial Control Systems—A Review. IEEE Trans. Industr. Electron. 54(4), 1824–1842 (2007)CrossRef
16.
go back to reference I. Grout, Digital Systems Design with FPGAs and CPLDs (Newnes Publication, 2008), pp. 177–216 I. Grout, Digital Systems Design with FPGAs and CPLDs (Newnes Publication, 2008), pp. 177–216
17.
go back to reference T. Baji, Evolution of the GPU device widely used in AI and massive parallel processing, in 2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM) (2018) T. Baji, Evolution of the GPU device widely used in AI and massive parallel processing, in 2018 IEEE 2nd Electron Devices Technology and Manufacturing Conference (EDTM) (2018)
18.
go back to reference J.B. Srivastava, R.K. Pandey, Implementation of digital signal processing algorithm in general purpose graphics processing unit (GPGPU). Int. J. Innov. Res. Comput. Commun. Eng. 1(4), (2013) J.B. Srivastava, R.K. Pandey, Implementation of digital signal processing algorithm in general purpose graphics processing unit (GPGPU). Int. J. Innov. Res. Comput. Commun. Eng. 1(4), (2013)
19.
go back to reference Y. Kim, J. Lee, J.-S. Kim, H. Jei, H. Roh, Efficient multi-GPU memory management for deep learning acceleration, in 2018 IEEE 3rd International Workshops on Foundations and Applications of Self* Systems (FAS*W) (2018) Y. Kim, J. Lee, J.-S. Kim, H. Jei, H. Roh,  Efficient multi-GPU memory management for deep learning acceleration, in 2018 IEEE 3rd International Workshops on Foundations and Applications of Self* Systems (FAS*W) (2018)
20.
go back to reference M.A. Talib, S.Majzoub, Q. Nasir, D. Jamal, A systematic literature review on hardware implementation of artificial intelligence algorithms. J. Supercomput. (2020) M.A. Talib, S.Majzoub, Q. Nasir, D. Jamal, A systematic literature review on hardware implementation of artificial intelligence algorithms. J. Supercomput. (2020)
21.
go back to reference R. Woods, Y.Yi, FPGA Based Implementations of Signal Processing Systems (Wiley, New York, 2017) R. Woods, Y.Yi, FPGA Based Implementations of Signal Processing Systems (Wiley, New York, 2017)
22.
go back to reference J. Rodrigues, M. Kamuf, H. Hedberg, V. Owall, A manual on ASIC front to back end design flow. 75–76 (2005) J. Rodrigues, M. Kamuf, H. Hedberg, V. Owall, A manual on ASIC front to back end design flow. 75–76 (2005)
23.
go back to reference M. Kiran, K.M. War, L.M. Kuan, L.K. Meng, L.W. Kin, Implementing image processing algorithms using ‘Hardware in the loop’ approach for Xilinx FPGA, 2008, in International Conference on Electronic Design, Penang, 2008, pp. 1–6 M. Kiran, K.M. War, L.M. Kuan, L.K. Meng, L.W. Kin, Implementing image processing algorithms using ‘Hardware in the loop’ approach for Xilinx FPGA, 2008, in International Conference on Electronic Design, Penang, 2008, pp. 1–6
24.
go back to reference S. Afifi, H. GholamHosseini, R. Sinha, FPGA implementations of SVM classifiers: a review. SN Comput. Sci. 1(3), 1–7 (2020) S. Afifi, H. GholamHosseini, R. Sinha, FPGA implementations of SVM classifiers: a review. SN Comput. Sci. 1(3), 1–7 (2020)
25.
go back to reference N. Raut, A. Gokhale, FPGA implementation for image processing algorithms using xilinx system generator. IOSR J. VLSI Signal Process. (IOSR-JVSP) (2013) N. Raut, A. Gokhale, FPGA implementation for image processing algorithms using xilinx system generator. IOSR J. VLSI Signal Process. (IOSR-JVSP) (2013)
26.
go back to reference D. Sundfeld, G. Teodoro, J. Gorodkin, A.C. Melo, Using GPU to accelerate the pairwise structural RNA alignment with base-pair probabilities, in Special Issue in Parallel, Distributed, and Network‐Based Processing, 2020. D. Sundfeld, G. Teodoro, J. Gorodkin, A.C. Melo, Using GPU to accelerate the pairwise structural RNA alignment with base-pair probabilities, in Special Issue in Parallel, Distributed, and Network‐Based Processing, 2020.
27.
go back to reference P. Jawandhiya, Hardware design for machine learning. Int. J. Artif. Intell. Appl. 9(1), 63–84 (2018) P. Jawandhiya, Hardware design for machine learning. Int. J. Artif. Intell. Appl. 9(1), 63–84 (2018)
28.
go back to reference M. Zhu, Y. Zhuo, C. Wang, W. Chen, Y. Xie, Performance evaluation and optimization of HBM-enabled GPU for data-intensive applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(5), 831–840 (2018) M. Zhu, Y. Zhuo, C. Wang, W. Chen, Y. Xie, Performance evaluation and optimization of HBM-enabled GPU for data-intensive applications. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(5), 831–840 (2018)
29.
go back to reference H. Andrade, I. Crnkovic, A review on software architectures for heterogeneous platforms, in 2018 25th Asia-Pacific Software Engineering Conference (APSEC), Nara, Japan, 2018, pp. 209–218 H. Andrade, I. Crnkovic, A review on software architectures for heterogeneous platforms, in 2018 25th Asia-Pacific Software Engineering Conference (APSEC), Nara, Japan, 2018, pp. 209–218
30.
go back to reference G. Li, Q. Chang, C. Xi, X. Ma, Acquisition design and implement of Beidou B3I signal based on GPU, in IOP Conference Series: Materials Science and Engineering, IOP Conference Series: Materials Science and Engineering, vol. 715, Number 1, (2020) G. Li, Q. Chang, C. Xi, X. Ma, Acquisition design and implement of Beidou B3I signal based on GPU, in IOP Conference Series: Materials Science and Engineering, IOP Conference Series: Materials Science and Engineering, vol. 715, Number 1, (2020)
31.
go back to reference A.C. Crespo, J.M. Dominguez, A. Barreiro, M. Gómez-Gesteira, B.D. Rogers, GPUs, a new tool of acceleration in CFD: efficiency and reliability on smoothed particle hydrodynamics methods. J. PLOS ONE 6(6), e20685 (2011) A.C. Crespo, J.M. Dominguez, A. Barreiro, M. Gómez-Gesteira, B.D. Rogers, GPUs, a new tool of acceleration in CFD: efficiency and reliability on smoothed particle hydrodynamics methods. J. PLOS ONE 6(6), e20685 (2011)
32.
go back to reference M. Qasaimeh, K. Denolf, J. Lo, K. Vissers, J. Zambreno, P.H. Jones, Comparing energy efficiency of CPU, GPU and FPGA implementations for vision kernels, 2019, in IEEE International Conference on Embedded Software and Systems (ICESS), Las Vegas, NV, USA, 2019, pp. 1–8 M. Qasaimeh, K. Denolf, J. Lo, K. Vissers, J. Zambreno, P.H. Jones, Comparing energy efficiency of CPU, GPU and FPGA implementations for vision kernels, 2019, in IEEE International Conference on Embedded Software and Systems (ICESS), Las Vegas, NV, USA, 2019, pp. 1–8
Metadata
Title
A Review on Hardware Implementations of Signal Processing Algorithms
Authors
Neelesh Ranjan Srivastava
Vikas Mittal
Copyright Year
2021
Publisher
Springer Singapore
DOI
https://doi.org/10.1007/978-981-16-1186-5_25