Top

Journal of Computational Electronics

Published in:

17-07-2021

Capacitance–resistance modeling of an inverter based on a nanoscale side-contacted field-effect diode with an overshoot suppression approach

Authors: Behnam Jafari Touchaei, Tara Ghafouri, Negin Manavizadeh, Farshid Raissi, Maziar Ahmadi Zeidabadi

Published in: Journal of Computational Electronics | Issue 5/2021

Activate our intelligent search to find suitable subject content or patents.

search-config

AI-assisted search

Off

Abstract

Low-power and high-speed logic gates and memory cells based on side-contacted field-effect diodes (S-FED) exhibit considerably less overshoot and Miller-effect degradation compared to their CMOS counterparts. Numerical simulations of current and carrier densities during ON/OFF transitions are used to develop a rigorous model of internal capacitances and resistances inside the S-FED NOT gate. The model demonstrates that the value and location of internal capacitors and the role that they play in the ON and OFF states result in considerably less overshoot and input–output coupling. Suppression of overshoot and Miller effect can have a huge impact on reliability, bandwidth, crosstalk elimination, waveform integrity, and bandwidth in nanoscale electronics.

previous article Coupled NEGF-PSO method for maximizing the current ratio of CNTFETs based on oxide thickness optimization

next article A unified compact model for electrostatics of III–V GAA transistors with different geometries

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

über 102.000 Bücher
über 537 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Finance + Banking
Management + Führung
Marketing + Vertrieb
Maschinenbau + Werkstoffe
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 390 Zeitschriften

aus folgenden Fachgebieten:

Automobil + Motoren
Bauwesen + Immobilien
Business IT + Informatik
Elektrotechnik + Elektronik
Energie + Nachhaltigkeit
Maschinenbau + Werkstoffe

Jetzt Wissensvorsprung sichern!

inform now

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

über 67.000 Bücher
über 340 Zeitschriften

aus folgenden Fachgebieten:

Bauwesen + Immobilien
Business IT + Informatik
Finance + Banking
Management + Führung
Marketing + Vertrieb
Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

inform now

Yaul, F.M., Chandrakasan, A.P.: A noise-efficient 36 nV/√Hz chopper amplifier using an inverter-based 0.2-V supply input stage. IEEE J. Solid State Circuits 52(11), 3032–3042 (2017)CrossRef

Kawa, J., Moroz, V.: Latch-up suppression and substrate noise coupling reduction through a substrate back-tie for 3D integrated circuits. US Patent 9 817 928 B2 (2017)

Karp, J., Hart, M.J., Maillard, P., Hellings, G., Linten, D.: Single-event latch-up: Increased sensitivity from planar to FinFET. IEEE Trans. Nucl. Sci. 65(1), 217–222 (2018). https://doi.org/10.1109/TNS.2017.2779831CrossRef

Sharma, S.M., Singh, A., Dasgupta, S., Kartikeyan, M.V.: A review on the compact modeling of parasitic capacitance: From basic to advanced FETs. J. Comput. Electron. 19, 1116–1125 (2020). https://doi.org/10.1007/s10825-020-01515-4CrossRef

Bossu, G., Baudot, S.H.: Semiconductor device structure and method of forming such a semiconductor device structure. US Patent 20 190 371 942 A1 (2019)

Athanasiou, S., Legrand, C.-A., Cristoloveanu, S., Galy, P.: Novel ultrathin FD-SOI BiMOS device with reconfigurable operation. IEEE Trans. Electron Devices 64(3), 916–922 (2017). https://doi.org/10.1109/TED.2017.2651363CrossRef

Salahuddin, S., Ni, K., Datta, S.: The era of hyper-scaling in electronics. Nat. Electron. 1, 442–450 (2018). https://doi.org/10.1038/s41928-018-0117-xCrossRef

Raissi, F.: A brief analysis of the field effect diode and breakdown transistor. IEEE Trans. Electron Devices 43(2), 362–365 (1996). https://doi.org/10.1109/16.481742MathSciNetCrossRef

Raissi, F., Sheikhian, I.: Nano-scale transistor device with large current handling capability. European Patent 1 965 437 A1 (2008)

10.

Manavizadeh, N., Raissi, F., Soleimani, E.A., Pourfath, M., Selberherr, S.: Performance assessment of nanoscale field-effect diodes. IEEE Trans. Electron Devices 58(8), 2378–2384 (2011). https://doi.org/10.1109/TED.2011.2152844CrossRef

11.

Manavizadeh, N., Raissi, F., Soleimani, E.A., Pourfath, M.: Geometrical study of nanoscale field effect diodes. Semicond. Sci. Technol. 27(4), 045011 (2012). https://doi.org/10.1088/0268-1242/27/4/045011CrossRef

12.

Sheikhian, I., Raissi, F.: High-speed digital family using field effect diode. Electron. Lett. 39(4), 345–347 (2003). https://doi.org/10.1049/el:20030251CrossRef

13.

Ghafouri, T., Manavizadeh, N.: Design and simulation of high-performance 2:1 multiplexer based on side-contacted FED. Ain Shams Eng. J. 12(1), 709–716 (2021). https://doi.org/10.1016/j.asej.2020.05.005CrossRef

14.

Badwan, A.Z., Chbili, Z., Yang, Y., Salman, A.A., Li, Q., Ioannou, D.E.: SOI field-effect diode DRAM cell: Design and operation. IEEE Electron Device Lett. 34(8), 1002–1004 (2013). https://doi.org/10.1109/LED.2013.2265552CrossRef

15.

Imamoto, T., Endoh, T.: Excellent scalability including self-heating phenomena of vertical-channel field-effect-diode type capacitor-less one transistor dynamic random access memory cell. Jpn. J. Appl. Phys. (2014). https://doi.org/10.7567/JJAP.53.04ED05CrossRef

16.

Badwan, A.Z., Chbili, Z., Li, Q., Ioannou, D.E.: SOI FED-SRAM cell: Structure and operation. IEEE Trans. Electron Devices 62(9), 2865–2870 (2015). https://doi.org/10.1109/TED.2015.2450693CrossRef

17.

Ghafouri, T., Manavizadeh, N.: Performance comparison of 6T SRAM bit-cells based on side-contacted FED and CMOS. Alex. Eng. J. 59(5), 3715–3729 (2020). https://doi.org/10.1016/j.aej.2020.06.026CrossRef

18.

Cao, S., Salman, A.A., Chun, J.-H., Beebe, S.G., Pelella, M.M., Dutton, R.W.: Design and characterization of ESD protection devices for high speed I/O in advanced SOI technology. IEEE Trans. Electron Devices 57(3), 644–653 (2010). https://doi.org/10.1109/TED.2009.2039524CrossRef

19.

Ghafouri, T., Bafghi, Z.G., Nouri, N., Manavizadeh, N.: Numerical solution of the Schrödinger equation in nanoscale side-contacted FED applying the finite-difference method. Results Phys. 19, 103502 (2020). https://doi.org/10.1016/j.rinp.2020.103502CrossRef

20.

Touchaee, B.J., Manavizadeh, N.: An inverter gate design based on nanoscale S-FED as a function of reservoir thickness. IEEE Trans. Electron Devices 62(10), 3147–3152 (2015). https://doi.org/10.1109/TED.2015.2463099CrossRef

21.

Touchaei, B.J., Manavizadeh, N.: Design and simulation of low-power logic gates based on nanoscale side-contacted FED. IEEE Trans. Electron Devices 64(1), 306–311 (2017). https://doi.org/10.1109/TED.2016.2626342CrossRef

22.

ATLAS User’s Manual, Device Simulation Software, Santa Clara, CA 95054, USA (2015). www.silvaco.com

23.

Table PIDS2a High-Performance (HP) Logic technology recruitment, process integration, Devices, and Structures (PIDS). http://www.itrs.net/. Accessed 2013

24.

Cheng, K., Khakifirooz, A., Kulkarni, P., Ponoth, S., Kuss, J., Shahrjerdi, D., et al.: Extremely thin SOI (ETSOI) CMOS with record low variability for low power system-on-chip applications. 2009 IEEE International Electron Devices Meeting (IEDM), pp. 1–4. https://doi.org/10.1109/IEDM.2009.5424422 (2009)

25.

Khakifirooz, A., Cheng, K., Reznicek, A., Adam, T., Loubet, N., He, H., et al.: Scalability of extremely thin SOI (ETSOI) MOSFETs to sub-20-nm gate length. IEEE Electron Device Lett. 33(2), 149–151 (2012). https://doi.org/10.1109/LED.2011.2174411CrossRef

26.

Cheng, K., Khakifirooz, A., Kulkarni, P., Kanakasabapathy, S., Schmitz, S., Reznicek, A., et al.: Fully depleted extremely thin SOI technology fabricated by a novel integration scheme featuring implant-free, zero-silicon-loss, and faceted raised source/drain. In: 2009 Symposium on VLSI Technology, pp. 212–213 (2009)

27.

Khakifirooz, A., Cheng, K., Cai, J., Kimball, A., Kulkarni, P., Reznicek, A., et al.: High-performance partially depleted SOI PFETs with in situ doped SiGe raised source/drain and implant-free extension. IEEE Electron Device Lett. 32(3), 267–269 (2011). https://doi.org/10.1109/LED.2010.2099639CrossRef

28.

Langdo, T.A., Lochtefeld, A.J.: Methods of fabricating semiconductor structures having epitaxially grown source and drain elements. U.S. Patent, US7122449 B2 (2006)

29.

Song, Y., Zhou, H., Xu, Q.: Source/drain technologies for the scaling of nanoscale CMOS device. Solid State Sci. 13, 294–305 (2011). https://doi.org/10.1016/j.solidstatesciences.2010.12.002CrossRef

30.

Xu, Q., Duan, X., Liu, H., Han, Z., Ye, T.: Low-cost and highly manufacturable strained-Si channel technique for strong hole mobility enhancement on 35-nm gate length pMOSFETs. IEEE Trans. Electron Devices 54(6), 1394–1401 (2007). https://doi.org/10.1109/TED.2007.895871CrossRef

31.

Ortolland, C., Ragnarsson, L.-A., Favia, P., Richard, O., Kerner, C., Chiarella, T., Rosseel, E., Okuno, Y.: Optimized ultra-low thermal budget process flow for advanced High-K/Metal gate first CMOS using laser-annealing technology. In: 2009 Symposium on VLSI Technology, Kyoto, Japan (2009)

32.

Sonnenberg, V., Martino, J.A.: SOI technology characterization using SOI-MOS capacitor. Solid State Electron. 49(1), 109–116 (2005). https://doi.org/10.1016/j.sse.2004.06.010CrossRef

33.

Messaris, I., Galani, C., Ntogramatzi, M., Karagiorgos, N., Chaourani, P., Tzormpatzoglou, A., Goudos, S., Nikolaidis, S.: An evaluation of the equivalent inverter modeling approach. Circuits Syst. Signal Process. 37, 2665–2693 (2018). https://doi.org/10.1007/s00034-017-0692-5MathSciNetCrossRefMATH

34.

Pravin, J.C., Nirmal, D., Prajoon, P., Menokey, M.A.: A new drain current model for a dual metal junctionless transistor for enhanced digital circuit performance. IEEE Trans. Electron Devices 63(9), 3782–3789 (2016). https://doi.org/10.1109/TED.2016.2591982CrossRef

35.

Huang, Z., Kurokawa, A., Hashimoto, M., Sato, T., Jiang, M., Inoue, Y.: Modeling the overshooting effect for CMOS inverter delay analysis in nanometer technologies. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 29(2), 250–260 (2010). https://doi.org/10.1109/TCAD.2009.2035539CrossRef

36.

Ghafouri, T., Manavizadeh, N.: Noise-immune 6T SRAM bit-cells based on side-contacted FED. IEEE Trans. Electron Devices 67(12), 5511–5519 (2020). https://doi.org/10.1109/TED.2020.3028342CrossRef

Title: Capacitance–resistance modeling of an inverter based on a nanoscale side-contacted field-effect diode with an overshoot suppression approach
Authors: Behnam Jafari Touchaei
Tara Ghafouri
Negin Manavizadeh
Farshid Raissi
Maziar Ahmadi Zeidabadi
Publication date: 17-07-2021
Publisher: Springer US
Published in: Journal of Computational Electronics / Issue 5/2021
Print ISSN: 1569-8025
Electronic ISSN: 1572-8137
DOI: https://doi.org/10.1007/s10825-021-01745-0

Springer Professional

Abstract

Please log in to get access to your license.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Springer Professional "Technik"

Springer Professional "Wirtschaft"

Other articles of this Issue 5/2021

Analysis and design of a passive spatial filter for sub-6 GHz 5G communication systems

Numerical simulations of carrier-selective contact silicon solar cells: Role of carrier-selective layers electronic properties

A comparative study of broadband solar absorbers with different gold metasurfaces and MgF2 on tungsten substrates

Design and analysis of SHE-assisted STT MTJ/CMOS logic gates

Mathematical modelling of a novel heterojunction SIS front surface and interdigitated back-contact solar cell

Analysis of all-optical priority encoder using plasmonics waveguide