Skip to main content
Top
Published in: Journal of Electronic Testing 6/2020

04-12-2020

Efficient Designs of Reversible Majority Voters

Authors: Davar Kheirandish, Majid Haghparast, Midia Reshadi, Mehdi Hosseinzadeh

Published in: Journal of Electronic Testing | Issue 6/2020

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Reversible Logic is one of the emerging technologies that has the capability of replacing traditional irreversible systems. The power consumption is low by the elimination of power dissipation caused by information loss in quantum computing. It is predicted that a high failure rate for future technologies increases demand for fault-tolerant in reversible logic. Safety and critical circuits employ redundancy in their designs to overcome any faults of the circuit during the normal operation. One of the most common forms to design fault-tolerant systems is to incorporate hardware redundancy to form N-Modular Redundancy (NMR), where N replicas of a module are connected to majority voters. In this paper, techniques for fault-masking have been proposed to prevent error propagation for reversible circuits by different implementations of the 3 and 5 input reversible majority voters. Both these voters are able to provide fault location information by using the techniques of insertion directly and independent and by taking advantage of available garbage outputs. The proposed reversible majority voters are efficient to deal with the single point of failure. Moreover, a novel design for 5-input reversible majority voter (MV5) is also presented. The structure of the proposed 5-input reversible majority voter is very simple and easy to implement in the reversible circuit. Evaluation results show that the proposed reversible MV5 can reduce the quantum cost up to 44% in the literature.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Springer Professional "Wirtschaft"

Online-Abonnement

Mit Springer Professional "Wirtschaft" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 340 Zeitschriften

aus folgenden Fachgebieten:

  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Versicherung + Risiko




Jetzt Wissensvorsprung sichern!

Show more products
Literature
1.
go back to reference Arabzadeh M, Zamani M, Sedighi M, Saeedi M (2011) Logical-depth-oriented reversible logic synthesis. In Proceedings of the International Workshop on Logic and Synthesis Arabzadeh M, Zamani M, Sedighi M, Saeedi M (2011) Logical-depth-oriented reversible logic synthesis. In Proceedings of the International Workshop on Logic and Synthesis
2.
go back to reference Babu HMH, Chowdhury AR (2005) Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder. In Proc. 18th international conference on VLSI design held jointly with 4th international conference on embedded systems (pp. 255-260). IEEE Babu HMH, Chowdhury AR (2005) Design of a reversible binary coded decimal adder by using reversible 4-bit parallel adder. In Proc. 18th international conference on VLSI design held jointly with 4th international conference on embedded systems (pp. 255-260). IEEE
3.
go back to reference Babu HMH, Islam MR, Chowdhury AR, Chowdhury SMA (2003) Reversible logic synthesis for minimization of full-adder circuit. In Proc. Euromicro symposium on digital system design (pp. 50-54). IEEE Babu HMH, Islam MR, Chowdhury AR, Chowdhury SMA (2003) Reversible logic synthesis for minimization of full-adder circuit. In Proc. Euromicro symposium on digital system design (pp. 50-54). IEEE
4.
go back to reference Babu HMH, Mia MS, Biswas AK (2017) Efficient techniques for fault detection and correction of reversible circuits. J Electron Test 33(5):591–605CrossRef Babu HMH, Mia MS, Biswas AK (2017) Efficient techniques for fault detection and correction of reversible circuits. J Electron Test 33(5):591–605CrossRef
5.
go back to reference Bahar AN, Waheed S (2016) Design and implementation of an efficient single layer five input majority voter gate in quantum-dot cellular automata. SpringerPlus 5(636):1–10 Bahar AN, Waheed S (2016) Design and implementation of an efficient single layer five input majority voter gate in quantum-dot cellular automata. SpringerPlus 5(636):1–10
7.
go back to reference Boykin PO, Roychowdhury VP (2005) Reversible fault-tolerant logic. In Proc. international conference on dependable systems and networks (DSN'05) (pp. 444-453). IEEE Boykin PO, Roychowdhury VP (2005) Reversible fault-tolerant logic. In Proc. international conference on dependable systems and networks (DSN'05) (pp. 444-453). IEEE
8.
go back to reference Choudhary J, Balasubramanian P, Varghese DM, Singh DP, Maskell D (2019) Generalized majority voter design method for N-modular redundant systems used in mission-and safety-critical applications. Computers 8(1):10CrossRef Choudhary J, Balasubramanian P, Varghese DM, Singh DP, Maskell D (2019) Generalized majority voter design method for N-modular redundant systems used in mission-and safety-critical applications. Computers 8(1):10CrossRef
9.
go back to reference de Almeida AA, Dueck GW, da Silva ACR (2019) Efficient realization of Toffoli and NCV circuits for IBM QX architectures. In Proc. international conference on reversible computation (pp. 131-145). Springer de Almeida AA, Dueck GW, da Silva ACR (2019) Efficient realization of Toffoli and NCV circuits for IBM QX architectures. In Proc. international conference on reversible computation (pp. 131-145). Springer
10.
go back to reference Donald J, Jha NK (2008) Reversible logic synthesis with Fredkin and Peres gates. ACM Journal on Emerging Technologies in Computing Systems (JETC) 4(1):1–19CrossRef Donald J, Jha NK (2008) Reversible logic synthesis with Fredkin and Peres gates. ACM Journal on Emerging Technologies in Computing Systems (JETC) 4(1):1–19CrossRef
11.
go back to reference Gaur HM, Singh AK, Ghanekar U (2015) A review on online testability for reversible logic. Procedia Computer Science 70:384–391CrossRef Gaur HM, Singh AK, Ghanekar U (2015) A review on online testability for reversible logic. Procedia Computer Science 70:384–391CrossRef
12.
go back to reference Gaur HM, Singh AK, Ghanekar U (2018) Offline testing of reversible logic circuits: an analysis. Integration 62:50–67CrossRef Gaur HM, Singh AK, Ghanekar U (2018) Offline testing of reversible logic circuits: an analysis. Integration 62:50–67CrossRef
13.
go back to reference Haghparast M, Bolhassani A (2016) Optimization approaches for designing quantum reversible arithmetic logic unit. Int J Theor Phys 55(3):1423–1437MathSciNetCrossRef Haghparast M, Bolhassani A (2016) Optimization approaches for designing quantum reversible arithmetic logic unit. Int J Theor Phys 55(3):1423–1437MathSciNetCrossRef
14.
go back to reference Handique M, Biswas S, Deka JK (2019) Test generation for bridging faults in reversible circuits using path-level expressions. J Electron Test 35(4):441–457CrossRef Handique M, Biswas S, Deka JK (2019) Test generation for bridging faults in reversible circuits using path-level expressions. J Electron Test 35(4):441–457CrossRef
15.
go back to reference Jaiswal R, Sasamal TN (2017) Efficient design of exclusive-OR gate using 5-input majority gate in QCA. In IOP conference series: materials science and engineering (Vol. 225, no. 1, p. 012143). IOP publishing Jaiswal R, Sasamal TN (2017) Efficient design of exclusive-OR gate using 5-input majority gate in QCA. In IOP conference series: materials science and engineering (Vol. 225, no. 1, p. 012143). IOP publishing
16.
go back to reference Jayashree HV, Thapliyal H, Arabnia HR, Agrawal VK (2016) Ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier. J Supercomput 72(4):1477–1493CrossRef Jayashree HV, Thapliyal H, Arabnia HR, Agrawal VK (2016) Ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier. J Supercomput 72(4):1477–1493CrossRef
17.
go back to reference Kalantari Z, Eshghi M, Mohammadi M, Jassbi S (2019) Low-cost and compact design method for reversible sequential circuits. J Supercomput 75(11):7497–7519CrossRef Kalantari Z, Eshghi M, Mohammadi M, Jassbi S (2019) Low-cost and compact design method for reversible sequential circuits. J Supercomput 75(11):7497–7519CrossRef
18.
go back to reference Khan MH, Rice JE (2018) First steps in creating online testable reversible sequential circuits. VLSI Design 2018:1–13MathSciNetCrossRef Khan MH, Rice JE (2018) First steps in creating online testable reversible sequential circuits. VLSI Design 2018:1–13MathSciNetCrossRef
19.
20.
21.
go back to reference Miller DM, Wille R, Sasanian Z (2011) Elementary quantum gate realizations for multiple-control Toffoli gates. In Proc. 41st IEEE international symposium on multiple-valued logic (pp. 288-293) Miller DM, Wille R, Sasanian Z (2011) Elementary quantum gate realizations for multiple-control Toffoli gates. In Proc. 41st IEEE international symposium on multiple-valued logic (pp. 288-293)
22.
go back to reference Mohammadi M, Eshghi M (2009) On figures of merit in reversible and quantum logic designs. Quantum Inf Process 8(4):297–318MathSciNetCrossRef Mohammadi M, Eshghi M (2009) On figures of merit in reversible and quantum logic designs. Quantum Inf Process 8(4):297–318MathSciNetCrossRef
23.
go back to reference Mohammadi Z, Mohammadi M (2011) Fault tolerant reversible QCA design using TMR and fault detecting by a comparator circuit. Journal of Advances in Computer Research 2(4):71–80 Mohammadi Z, Mohammadi M (2011) Fault tolerant reversible QCA design using TMR and fault detecting by a comparator circuit. Journal of Advances in Computer Research 2(4):71–80
24.
go back to reference Nashiry MA, Rice JE (2017) A reversible majority voter circuit and applications. In Proc. IEEE Pacific rim conference on communications, computers and signal processing (PACRIM) (pp. 1-6) Nashiry MA, Rice JE (2017) A reversible majority voter circuit and applications. In Proc. IEEE Pacific rim conference on communications, computers and signal processing (PACRIM) (pp. 1-6)
25.
go back to reference Nashiry MA, Rice JE (2019) Achieving fault tolerance in reversible computing. International Journal of Scientific & Engineering Research 10(5):52–56 Nashiry MA, Rice JE (2019) Achieving fault tolerance in reversible computing. International Journal of Scientific & Engineering Research 10(5):52–56
26.
go back to reference Nashiry MA, Bhaskar GG, Rice JE (2015) Online testing for three fault models in reversible circuits. In Proc. IEEE international symposium on multiple-valued logic (pp. 8-13) Nashiry MA, Bhaskar GG, Rice JE (2015) Online testing for three fault models in reversible circuits. In Proc. IEEE international symposium on multiple-valued logic (pp. 8-13)
27.
go back to reference Nashiry MA, Khan MH, Rice JE (2017) Controlled and uncontrolled SWAP gates in reversible logic synthesis. In Proc. international conference on reversible computation (pp. 141-147). Springer Nashiry MA, Khan MH, Rice JE (2017) Controlled and uncontrolled SWAP gates in reversible logic synthesis. In Proc. international conference on reversible computation (pp. 141-147). Springer
28.
go back to reference Nayeem NM, Rice JE (2013) Online testable approaches in reversible logic. J Electron Test 29(6):763–778CrossRef Nayeem NM, Rice JE (2013) Online testable approaches in reversible logic. J Electron Test 29(6):763–778CrossRef
29.
30.
go back to reference Saeedi M, Zamani MS, Sedighi M (2007) On the behavior of substitution-based reversible circuit synthesis algorithms: investigation and improvement. In Proc. computer society annual symposium on VLSI (ISVLSI'07) (pp. 428-436) Saeedi M, Zamani MS, Sedighi M (2007) On the behavior of substitution-based reversible circuit synthesis algorithms: investigation and improvement. In Proc. computer society annual symposium on VLSI (ISVLSI'07) (pp. 428-436)
31.
go back to reference Thapliyal H, Ranganathan N (2010) Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs. ACM Journal on Emerging Technologies in Computing Systems (JETC) 6(4):1–31CrossRef Thapliyal H, Ranganathan N (2010) Design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs. ACM Journal on Emerging Technologies in Computing Systems (JETC) 6(4):1–31CrossRef
32.
go back to reference Wille R, Große D, Teuber L, Dueck GW, Drechsler R (2008) RevLib: an online resource for reversible functions and reversible circuits. In Proc. 38th international symposium on multiple valued logic (pp. 220-225). IEEE Wille R, Große D, Teuber L, Dueck GW, Drechsler R (2008) RevLib: an online resource for reversible functions and reversible circuits. In Proc. 38th international symposium on multiple valued logic (pp. 220-225). IEEE
33.
go back to reference Zamani M, Farazmand N, Tahoori MB (2011) Fault masking and diagnosis in reversible circuits. In Proc. sixteenth IEEE European test symposium (pp. 69-74) Zamani M, Farazmand N, Tahoori MB (2011) Fault masking and diagnosis in reversible circuits. In Proc. sixteenth IEEE European test symposium (pp. 69-74)
34.
go back to reference Zhong J, Muzio JC (2006) Analyzing fault models for reversible logic circuits. In Proc. IEEE international conference on evolutionary computation (pp. 2422-2427) Zhong J, Muzio JC (2006) Analyzing fault models for reversible logic circuits. In Proc. IEEE international conference on evolutionary computation (pp. 2422-2427)
Metadata
Title
Efficient Designs of Reversible Majority Voters
Authors
Davar Kheirandish
Majid Haghparast
Midia Reshadi
Mehdi Hosseinzadeh
Publication date
04-12-2020
Publisher
Springer US
Published in
Journal of Electronic Testing / Issue 6/2020
Print ISSN: 0923-8174
Electronic ISSN: 1573-0727
DOI
https://doi.org/10.1007/s10836-020-05912-2

Other articles of this Issue 6/2020

Journal of Electronic Testing 6/2020 Go to the issue

EditorialNotes

Editorial