Skip to main content
Top

2021 | OriginalPaper | Chapter

Implementation of Program Page, Read Page and Block Erase Operations in NAND Flash Memory Controller

Authors : Ch. Harini, B. Keerthi Priya, D. V. Rama Koti Reddy

Published in: Microelectronics, Electromagnetics and Telecommunications

Publisher: Springer Singapore

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

In underwater, vehicles like AUV’S, submarines, etc., will travel underwater in hours or days depending on the requirement. The sensors and many subsystems are interfaced in these vehicles. The information from the sensors like direction, voltage and pressure parameter, etc., are collected and stored in the memory. These parameters from the memory and saved into the controlling system. The data is changed from min to min. Earlier NVRAMs used as a memory unit. It is heavy in size and suitable for larger ships and not for smaller in size vehicles. So the unit “NAND flash memory” is being used to store data and as chip. So it is suitable for all types of vehicles. Storage can be done in the form of bytes, pages and block types. “NAND flash memory controller” performs operations like program page, read page and block erase. A VHDL program is developed using a state machine for program page, read page and block erase operations. The simulation of the program and waveforms of program page, read page and block erase operations are using Xilinx software. The complete VHDL program testing is done in FPGA. A Xilinx Spartan-6 FPGA is used to interface the “NAND flash memory controller.”

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
1.
go back to reference Yu X, Wang X, Yan W (2014) A high performance solid-state storage system for high speed data acquisition applications. In: IEEE international on electron devices and solid-state circuits (EDSSC), China, pp 1–2 Yu X, Wang X, Yan W (2014) A high performance solid-state storage system for high speed data acquisition applications. In: IEEE international on electron devices and solid-state circuits (EDSSC), China, pp 1–2
2.
go back to reference Park C, Talawar P, Won D, Jung MJ, Im JB, Kim S, Choi Y (2006) A high performance controller for NAND flash-based solid state disk (NSSD). In: Proceedings of the 21st IEEE non-volatile semiconductor memory workshop. NVSMW, pp 17–20 Park C, Talawar P, Won D, Jung MJ, Im JB, Kim S, Choi Y (2006) A high performance controller for NAND flash-based solid state disk (NSSD). In: Proceedings of the 21st IEEE non-volatile semiconductor memory workshop. NVSMW, pp 17–20
3.
go back to reference Mitiukhina N, Overview of NAND flash high speed interfacing and controller architecture. IEE 5008 memory systems final report 0060805 Mitiukhina N, Overview of NAND flash high speed interfacing and controller architecture. IEE 5008 memory systems final report 0060805
4.
go back to reference Micron Technology Inc (2005) The datasheet of Nand flash memory by Micron Technologies. Memory management in NAND flash arrays overview. Technological note TN-29-28 Micron Technology Inc (2005) The datasheet of Nand flash memory by Micron Technologies. Memory management in NAND flash arrays overview. Technological note TN-29-28
5.
go back to reference Micron Technology Inc (2009) 64 Gb, 128 Gb, 256 Gb, 512 Gb asynchronous/synchronous NAND features Micron Technology Inc (2009) 64 Gb, 128 Gb, 256 Gb, 512 Gb asynchronous/synchronous NAND features
6.
go back to reference Kleinfelder SA, The ARIANNA Collaboration (2013) Design and performance of the autonomous data acquisition system for the ARIANNA high energy neutrino detector. IEEE Trans Nucl Sci 60(2):612–618CrossRef Kleinfelder SA, The ARIANNA Collaboration (2013) Design and performance of the autonomous data acquisition system for the ARIANNA high energy neutrino detector. IEEE Trans Nucl Sci 60(2):612–618CrossRef
7.
go back to reference Kaynak MN, Khayat PR, Parthasarathy S (2017) On die bit error rate estimator for NAND flash memory. IEEE Trans Circuits Syst II 64(7):772–776CrossRef Kaynak MN, Khayat PR, Parthasarathy S (2017) On die bit error rate estimator for NAND flash memory. IEEE Trans Circuits Syst II 64(7):772–776CrossRef
8.
go back to reference Venkata Swathi A, Raju IBK (2017) ASIC implementation of NAND flash memory. Int J Electr Electron Data Commun. ISSN: 2320-2084 Venkata Swathi A, Raju IBK (2017) ASIC implementation of NAND flash memory. Int J Electr Electron Data Commun. ISSN: 2320-2084
9.
go back to reference Lin CS, Dung LR (2007) A NAND flash memory controller for SD/MMC flash memory card. IEEE Trans Magn 43(2):933–935CrossRef Lin CS, Dung LR (2007) A NAND flash memory controller for SD/MMC flash memory card. IEEE Trans Magn 43(2):933–935CrossRef
10.
go back to reference Uchigaito H, Miura S, Nito T (2018) Efficient data-allocation scheme for eliminating garbage collection during analysis of big graphs stored in NAND flash memory. IEEE Trans Comput 67(5):646–657MathSciNetCrossRef Uchigaito H, Miura S, Nito T (2018) Efficient data-allocation scheme for eliminating garbage collection during analysis of big graphs stored in NAND flash memory. IEEE Trans Comput 67(5):646–657MathSciNetCrossRef
11.
go back to reference Rodríguez-Olivares NA, Gómez-Hernández A, Nava-Balanzar L, Jiménez-Hernández H, Soto-Cajiga JA (2018) FPGA-based data storage system on NAND flash memory in RAID 6 architecture for in-line pipeline inspection gauges. IEEE Trans Comput 67(7):1046–1053 MathSciNetCrossRef Rodríguez-Olivares NA, Gómez-Hernández A, Nava-Balanzar L, Jiménez-Hernández H, Soto-Cajiga JA (2018) FPGA-based data storage system on NAND flash memory in RAID 6 architecture for in-line pipeline inspection gauges. IEEE Trans Comput 67(7):1046–1053 MathSciNetCrossRef
Metadata
Title
Implementation of Program Page, Read Page and Block Erase Operations in NAND Flash Memory Controller
Authors
Ch. Harini
B. Keerthi Priya
D. V. Rama Koti Reddy
Copyright Year
2021
Publisher
Springer Singapore
DOI
https://doi.org/10.1007/978-981-15-3828-5_52