Skip to main content
Top

2018 | OriginalPaper | Chapter

3. Placement Optimization for DSAL

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

In DSAL, each group of contacts (or vias) is associated with a GP. The number of member contacts and their relative position determine the shape of GP. Some GPs, for instance of those with asymmetric shape, have high DSA defect probability as addressed in Sect. 2.​2, and have to be avoided. In standard cell based design, if such GPs are discovered within a cell, library designers are responsible to fix. If they are discovered at cell boundary when two cells are abutted after placement, a simplest approach to fix is to insert whitespace. It turns out that too many cell pairs require whitespace. In this chapter, two placement techniques are presented. In post-placement optimization (Shim et al., in Proceedings of the International Conference on Computer Aided Design, pp. 404–409, 2015, [1]), some cells are flipped and some two cells swap their position so that the number of cell pairs that require whitespace is minimized. In automatic placement, defect probability is taken care of while placement is performed. It is demonstrated that the two techniques yield layout of higher density (or less whitespace) by about 11–12% compared to layout of simple-minded approach.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Footnotes
1
Intercell clusters do not form between the cells that are adjacent above and below due to the presence of power rails.
 
2
Intercell cluster does not form if a whitespace of 1-poly pitch width is inserted.
 
Literature
1.
go back to reference S. Shim, W. Chung, Y. Shin, Defect probability of directed self-assembly lithography: fast identification and post-placement optimization, in Proceedings of the International Conference on Computer Aided Design (2015), pp. 404–409 S. Shim, W. Chung, Y. Shin, Defect probability of directed self-assembly lithography: fast identification and post-placement optimization, in Proceedings of the International Conference on Computer Aided Design (2015), pp. 404–409
2.
go back to reference W. Wang, L. Azat, Y. Zou, T. Coskun, A full-chip DSA correction framework, in Proceedings of the SPIE Advanced Lithography (2014), pp. 1–11 W. Wang, L. Azat, Y. Zou, T. Coskun, A full-chip DSA correction framework, in Proceedings of the SPIE Advanced Lithography (2014), pp. 1–11
3.
go back to reference L. Azat, G. Garner, M. Preil, G. Schmid, W. Wang, J. Xu, Y. Zou, Computational simulations and parametric studies for directed self-assembly process development and solution of the inverse directed self-assembly problem. Jpn. J. Appl. Phys. 53(6) 06JC01–8 (2014) L. Azat, G. Garner, M. Preil, G. Schmid, W. Wang, J. Xu, Y. Zou, Computational simulations and parametric studies for directed self-assembly process development and solution of the inverse directed self-assembly problem. Jpn. J. Appl. Phys. 53(6) 06JC01–8 (2014)
4.
go back to reference H. Yi, X. Bao, R. Tiberio, P. Wong, Design strategy of small topographical guiding templates for sub-15nm integrated circuits contact hole patterns using block copolymer directed self-assembly, in Proceedings of the SPIE Advanced Lithography (2013), pp. 1–9 H. Yi, X. Bao, R. Tiberio, P. Wong, Design strategy of small topographical guiding templates for sub-15nm integrated circuits contact hole patterns using block copolymer directed self-assembly, in Proceedings of the SPIE Advanced Lithography (2013), pp. 1–9
5.
go back to reference Y. Du, D. Guo, M. Wong, H. Yi, H. Wong, H. Zhang, Q. Ma, Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library, in Proceedings of the International Conference on Computer Aided Design (2013), pp. 186–193 Y. Du, D. Guo, M. Wong, H. Yi, H. Wong, H. Zhang, Q. Ma, Block copolymer directed self-assembly (DSA) aware contact layer optimization for 10 nm 1D standard cell library, in Proceedings of the International Conference on Computer Aided Design (2013), pp. 186–193
6.
go back to reference L. Liebmann, S. Mansfield, G. Han, J. Culp, J. Hibbeler, R. Tsai, Reducing DfM to practice: the lithography manufacturability assessor, in Proceedings of the SPIE Advanced Lithography (2006), pp. 786–798 L. Liebmann, S. Mansfield, G. Han, J. Culp, J. Hibbeler, R. Tsai, Reducing DfM to practice: the lithography manufacturability assessor, in Proceedings of the SPIE Advanced Lithography (2006), pp. 786–798
7.
go back to reference J.P. Cain, Design for manufacturability: a fabless perspective, in Proceedings of the SPIE Advanced Lithography (2013), pp. 1–9 J.P. Cain, Design for manufacturability: a fabless perspective, in Proceedings of the SPIE Advanced Lithography (2013), pp. 1–9
8.
go back to reference K. Peter, R. Marz, S. Grondahl, W. Maurer, Litho-friendly design (LfD) methodologies applied to library cells, in Proceedings of the SPIE Advanced Lithography (2013), pp. 1–9 K. Peter, R. Marz, S. Grondahl, W. Maurer, Litho-friendly design (LfD) methodologies applied to library cells, in Proceedings of the SPIE Advanced Lithography (2013), pp. 1–9
9.
go back to reference H.D. Ceniceros, G.H. Fredrickson, Numerical solution of polymer self-consistent field theory. Multiscale Model. Simul. 2(3), 452–474 (2004)CrossRef H.D. Ceniceros, G.H. Fredrickson, Numerical solution of polymer self-consistent field theory. Multiscale Model. Simul. 2(3), 452–474 (2004)CrossRef
10.
go back to reference N. Laachi, K.T. Delaney, B. Kim, S. Hur, R. Bristol, D. Shykind, C.J. Weinheimer, G.H. Fredrickson, Self-consistent field theory investigation of directed self-assembly in cylindrical confinement. J. Polym. Sci. Part B Polym. Phys. 53(2), 142–153 (2015)CrossRef N. Laachi, K.T. Delaney, B. Kim, S. Hur, R. Bristol, D. Shykind, C.J. Weinheimer, G.H. Fredrickson, Self-consistent field theory investigation of directed self-assembly in cylindrical confinement. J. Polym. Sci. Part B Polym. Phys. 53(2), 142–153 (2015)CrossRef
11.
go back to reference Y. Du, M. Wong, Optimization of standard cell based detailed placement for 16 nm FinFET process, in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (2014), pp. 1–6 Y. Du, M. Wong, Optimization of standard cell based detailed placement for 16 nm FinFET process, in Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (2014), pp. 1–6
12.
go back to reference C. Sechen, A. Sangiovanni-Vincentelli, The TimberWolf placement and routing package. IEEE J. Solid-State Circuits 20(2), 510–522 (1985)CrossRef C. Sechen, A. Sangiovanni-Vincentelli, The TimberWolf placement and routing package. IEEE J. Solid-State Circuits 20(2), 510–522 (1985)CrossRef
13.
go back to reference A. Kahng, Q. Wang, Implementation and extensibility of an analytic placer. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 24(5), 734–747 (2005) A. Kahng, Q. Wang, Implementation and extensibility of an analytic placer. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 24(5), 734–747 (2005)
14.
go back to reference T. Chan, J. Cong, J. Shinnerl, K. Sze, M. Xie, mPL6: enhanced multilevel mixed-size placement, in Proceedings of the International Symposium on Physical Design (2006), pp. 212–214 T. Chan, J. Cong, J. Shinnerl, K. Sze, M. Xie, mPL6: enhanced multilevel mixed-size placement, in Proceedings of the International Symposium on Physical Design (2006), pp. 212–214
15.
go back to reference T. Chen, Z. Jiang, T. Hsu, H. Chen, Y. Chang, NTUplace3: an analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(7), 1228 – 1240 (2008) T. Chen, Z. Jiang, T. Hsu, H. Chen, Y. Chang, NTUplace3: an analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 27(7), 1228 – 1240 (2008)
18.
Metadata
Title
Placement Optimization for DSAL
Authors
Seongbo Shim
Youngsoo Shin
Copyright Year
2018
DOI
https://doi.org/10.1007/978-3-319-76294-4_3

Premium Partners