Skip to main content
Top
Published in: Microsystem Technologies 5/2019

31-07-2018 | Technical Paper

Toffoli Netlist and QCA implementations for existing four variable reversible gates: a comparative analysis

Authors: Mahamuda Sultana, Ayan Chaudhuri, Diganta Sengupta, Atal Chaudhuri

Published in: Microsystem Technologies | Issue 5/2019

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

With CMOS reaching its fundamental physical heat threshold limits, reversible logic has emerged as a viable alternative due to its heat arresting attributes. CMOS started witnessing frequency issues with maximum clocking achieved in GHz. Quantum-Dot Cellular Automata (QCA) has already promised THz clocking speeds although in the nascent form. These two domains have set the stage for information lossless substitution of CMOS in near future. QCA implementation provides a realizable implementation of the theoretical reversibility concept. Till date several four variable application specific reversible gates have been proposed but they lack relevant quantum mapping using QCA. This paper proposes both the implementations—Toffoli Netlist designs for the gates using positive control lines (optimized designs using negative control lines wherever possible) and implementations using Quantum-Dot Cellular Automata. The relevant quantum metrics have also been provided for the respective implementations. We also provide the complexity analysis of the four variable reversible gates based on Hamming Distance. This paper is intended to serve as a benchmark for optimized gate choice from among the existing four variable reversible gates for complex Boolean realizations.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
go back to reference Abedi D, Jaberipur G, Sangsefidi M (2015) Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover. IEEE Trans Nanotechnol 14(3):497–504CrossRef Abedi D, Jaberipur G, Sangsefidi M (2015) Coplanar full adder in quantum-dot cellular automata via clock-zone-based crossover. IEEE Trans Nanotechnol 14(3):497–504CrossRef
go back to reference Arun M, Saravanan S (2013) Reversible arithmetic logic gate (ALG) for quantum computation. Int J Intell Eng Syst 6(3):1–9 Arun M, Saravanan S (2013) Reversible arithmetic logic gate (ALG) for quantum computation. Int J Intell Eng Syst 6(3):1–9
go back to reference Bérut A et al (2012) Experimental verification of Landauer’s principle linking information and thermodynamics. Nature 483(7388):187–189CrossRef Bérut A et al (2012) Experimental verification of Landauer’s principle linking information and thermodynamics. Nature 483(7388):187–189CrossRef
go back to reference Bhagyalakshmi HR, Venkatesha MK (2011) Design of a multifunction BVMF reversible logic gate and its applications. Int Journal Comput Appl 32(3):0975–8887 Bhagyalakshmi HR, Venkatesha MK (2011) Design of a multifunction BVMF reversible logic gate and its applications. Int Journal Comput Appl 32(3):0975–8887
go back to reference Biswas AK, Hasan MM, Chowdhury AR, Babu HMH (2008) Efficient approaches for designing reversible binary coded decimal adders. Microelectron J Elsevier 39(12):1693–1703CrossRef Biswas AK, Hasan MM, Chowdhury AR, Babu HMH (2008) Efficient approaches for designing reversible binary coded decimal adders. Microelectron J Elsevier 39(12):1693–1703CrossRef
go back to reference Biswas P, Gupta N, Patidar N (2014) Basic reversible logic gates and it’s QCA implementation. Int J Eng Res Appl 4(6):12–16 Biswas P, Gupta N, Patidar N (2014) Basic reversible logic gates and it’s QCA implementation. Int J Eng Res Appl 4(6):12–16
go back to reference Campos CAT, Marciano AL, Neto OPV, Torres FS (2016) USE: a universal, scalable and efficient clocking scheme for QCA. IEEE Trans Comput Aided Des Integr Circuits Syst 35(3):513–517CrossRef Campos CAT, Marciano AL, Neto OPV, Torres FS (2016) USE: a universal, scalable and efficient clocking scheme for QCA. IEEE Trans Comput Aided Des Integr Circuits Syst 35(3):513–517CrossRef
go back to reference Cho H, Swartzlander EE Jr (2007) Adder designs and analyses for quantum-dot cellular automata. IEEE Trans Nanotechnol 6(3):374–383CrossRef Cho H, Swartzlander EE Jr (2007) Adder designs and analyses for quantum-dot cellular automata. IEEE Trans Nanotechnol 6(3):374–383CrossRef
go back to reference Compaño R, Molenkamp L, Paul DJ (1999) Technology roadmap for nanoelectronics. In: European Commission IST programme Future and Emerging Technologies, 1999 Compaño R, Molenkamp L, Paul DJ (1999) Technology roadmap for nanoelectronics. In: European Commission IST programme Future and Emerging Technologies, 1999
go back to reference Datta K et al (2013) Exploiting negative control lines in the optimization of reversible circuits. In: International Conference on Reversible Computing, pp 209–220 Datta K et al (2013) Exploiting negative control lines in the optimization of reversible circuits. In: International Conference on Reversible Computing, pp 209–220
go back to reference Datta K, Sengupta I, Rahaman H (2015) A post-synthesis optimization technique for reversible circuits exploiting negative control lines. IEEE Trans Comput 64(4):1208–1214MathSciNetMATHCrossRef Datta K, Sengupta I, Rahaman H (2015) A post-synthesis optimization technique for reversible circuits exploiting negative control lines. IEEE Trans Comput 64(4):1208–1214MathSciNetMATHCrossRef
go back to reference Frank MP (2005) Introduction to reversible computing: motivation, progress and challenges. In: 2nd Conference on Computing Frontiers, 2005, pp 385–390 Frank MP (2005) Introduction to reversible computing: motivation, progress and challenges. In: 2nd Conference on Computing Frontiers, 2005, pp 385–390
go back to reference Gladshtein M (2011) Quantum-dot cellular automata serial decimal adder. IEEE Trans Nanotechnol 10(6):1377–1382CrossRef Gladshtein M (2011) Quantum-dot cellular automata serial decimal adder. IEEE Trans Nanotechnol 10(6):1377–1382CrossRef
go back to reference Haghparast M, Navi K (2007) A novel reversible full adder circuit for nanotechnology based systems. J Appl Sci 7(24):3995–4000CrossRef Haghparast M, Navi K (2007) A novel reversible full adder circuit for nanotechnology based systems. J Appl Sci 7(24):3995–4000CrossRef
go back to reference Haghparast M, Navi K (2008) A novel reversible BCD adder for nanotechnology based systems. Am J Appl Sci 5(3):282–288CrossRef Haghparast M, Navi K (2008) A novel reversible BCD adder for nanotechnology based systems. Am J Appl Sci 5(3):282–288CrossRef
go back to reference Islam MS, Rahman MM, Begum Z (2009) Fault tolerant reversible logic synthesis: Carry look-ahead and carry-skip adders. In: International Conference on Advances in Computational Tools for Engineering Applications, 2009. ACTEA ‘09, 2009, pp 396-401 Islam MS, Rahman MM, Begum Z (2009) Fault tolerant reversible logic synthesis: Carry look-ahead and carry-skip adders. In: International Conference on Advances in Computational Tools for Engineering Applications, 2009. ACTEA ‘09, 2009, pp 396-401
go back to reference James RK, Jacob KP, Sasi S (2012) Design of compact reversible decimal adder using RPS gates. In: World Congress on Information and Communication Technologies (WICT), 2012, pp 344–349 James RK, Jacob KP, Sasi S (2012) Design of compact reversible decimal adder using RPS gates. In: World Congress on Information and Communication Technologies (WICT), 2012, pp 344–349
go back to reference Kim K, Wu K, Karri R (2007) The robust QCA adder designs using composable QCA building blocks. IEEE Trans Comput Aided Des Integr Circuits Syst 26(1):176–183CrossRef Kim K, Wu K, Karri R (2007) The robust QCA adder designs using composable QCA building blocks. IEEE Trans Comput Aided Des Integr Circuits Syst 26(1):176–183CrossRef
go back to reference Lent CS, Isaksen B (2003) Clocked molecular quantum-dot cellular automata. IEEE Trans Electron Devices 50(9):1890–1896CrossRef Lent CS, Isaksen B (2003) Clocked molecular quantum-dot cellular automata. IEEE Trans Electron Devices 50(9):1890–1896CrossRef
go back to reference Lent CS, Tougaw PD, Porod W (1994) Quantum cellular automata: the physics of computing with arrays of quantum dot molecules. In: Workshop on Physics and Computation, 1994. PhysComp ‘94, 1994, pp 5–13 Lent CS, Tougaw PD, Porod W (1994) Quantum cellular automata: the physics of computing with arrays of quantum dot molecules. In: Workshop on Physics and Computation, 1994. PhysComp ‘94, 1994, pp 5–13
go back to reference Liu W, Liang L, O’Neill M, Swartzlander EE Jr, Woods R (2011) Design of quantum-dot cellular automata circuits using cut-set retiming. IEEE Trans Nanotechnol 10(5):1150–1160CrossRef Liu W, Liang L, O’Neill M, Swartzlander EE Jr, Woods R (2011) Design of quantum-dot cellular automata circuits using cut-set retiming. IEEE Trans Nanotechnol 10(5):1150–1160CrossRef
go back to reference Liu W, Liang L, O’Neill M, Swartzlander EE Jr (2014) A first step toward cost functions for quantum-dot cellular automata designs. IEEE Trans Nanotechnol 13(3):476–487CrossRef Liu W, Liang L, O’Neill M, Swartzlander EE Jr (2014) A first step toward cost functions for quantum-dot cellular automata designs. IEEE Trans Nanotechnol 13(3):476–487CrossRef
go back to reference Maity GK, Maity SP (2012) Implementation of HNG using MZI. In: Third International Conference on Computing Communication and Networking Technologies (ICCCNT), 2012, pp 1–6 Maity GK, Maity SP (2012) Implementation of HNG using MZI. In: Third International Conference on Computing Communication and Networking Technologies (ICCCNT), 2012, pp 1–6
go back to reference Maslov D and Dueck GW (2006) Level compaction in quantum circuits In: IEEE Congress on Evolutionary Computing, pp 2405–2409 Maslov D and Dueck GW (2006) Level compaction in quantum circuits In: IEEE Congress on Evolutionary Computing, pp 2405–2409
go back to reference Maslov D, Dueck GW, Miller DM (2005a) Synthesis of Fredkin-Toffoli reversible networks. IEEE Trans Very Large Scale Integr VLSI Syst 13(6):765–769CrossRef Maslov D, Dueck GW, Miller DM (2005a) Synthesis of Fredkin-Toffoli reversible networks. IEEE Trans Very Large Scale Integr VLSI Syst 13(6):765–769CrossRef
go back to reference Maslov D, Dueck GW, Michael D (2005b) Toffoli network synthesis with templates. IEEE Trans Comput Aided Des Integr Circuits Syst 24(6):807–817CrossRef Maslov D, Dueck GW, Michael D (2005b) Toffoli network synthesis with templates. IEEE Trans Comput Aided Des Integr Circuits Syst 24(6):807–817CrossRef
go back to reference Miller DM, Maslov D, Dueck GW (2003) A transformation based algorithm for reversible logic synthesis. In: Design Automation Conference, pp 318–323 Miller DM, Maslov D, Dueck GW (2003) A transformation based algorithm for reversible logic synthesis. In: Design Automation Conference, pp 318–323
go back to reference Nielson M, Chuang I (2000) Quantum computation and quantum information. Cambridge University Press, Cambridge Nielson M, Chuang I (2000) Quantum computation and quantum information. Cambridge University Press, Cambridge
go back to reference Niemier MT, Kogge PM (2001) Problems in designing with QCAs: Layout = Timing. Int J Circuit Theory Appl 29:49–62CrossRef Niemier MT, Kogge PM (2001) Problems in designing with QCAs: Layout = Timing. Int J Circuit Theory Appl 29:49–62CrossRef
go back to reference Perri S, Corsonello P, Cocorullo G (2014) Area-delay efficient binary adders in QCA. IEEE Trans Very Large Scale Integr VLSI Syst 22(5):1174–1179CrossRef Perri S, Corsonello P, Cocorullo G (2014) Area-delay efficient binary adders in QCA. IEEE Trans Very Large Scale Integr VLSI Syst 22(5):1174–1179CrossRef
go back to reference Porod W et al (1999) Quantum-dot cellular automata: computing with coupled quantum dots. Int J Electron 86(5):590–649CrossRef Porod W et al (1999) Quantum-dot cellular automata: computing with coupled quantum dots. Int J Electron 86(5):590–649CrossRef
go back to reference Pudi V, Sridharan K (2011) Efficient design of a hybrid adder in quantum-dot cellular automata. IEEE Trans Very Large Scale Integr VLSI Syst 19(9):1535–1548CrossRef Pudi V, Sridharan K (2011) Efficient design of a hybrid adder in quantum-dot cellular automata. IEEE Trans Very Large Scale Integr VLSI Syst 19(9):1535–1548CrossRef
go back to reference Rashmi SB, Umarani TG, Shreedhar HK (2011) Optimized reversible montgomery multiplier. Int J Comput Sci Inf Technol 2(2):701–706 Rashmi SB, Umarani TG, Shreedhar HK (2011) Optimized reversible montgomery multiplier. Int J Comput Sci Inf Technol 2(2):701–706
go back to reference Sengupta D, Sultana M, Chaudhuri A (2011) Realization of a novel reversible SCG gate and its application for designing parallel adder/subtractor and match logic. Int J Comput Appl 31(9):30–35 Sengupta D, Sultana M, Chaudhuri A (2011) Realization of a novel reversible SCG gate and its application for designing parallel adder/subtractor and match logic. Int J Comput Appl 31(9):30–35
go back to reference Tahoori MB, Huang J, Momenzadeh M, Lombardi F (2004) Testing of quantum cellular automata. IEEE Trans Nanotechnol 3(4):432–442CrossRef Tahoori MB, Huang J, Momenzadeh M, Lombardi F (2004) Testing of quantum cellular automata. IEEE Trans Nanotechnol 3(4):432–442CrossRef
go back to reference Taskin B, Hong B (2008) Improving line based QCA memory cell design through dual phase clocking. IEEE Trans VLSI 16(12):1648–1656CrossRef Taskin B, Hong B (2008) Improving line based QCA memory cell design through dual phase clocking. IEEE Trans VLSI 16(12):1648–1656CrossRef
go back to reference Thapliyal H, Srinivas MB (2005) Novel reversible `TSG’ Gate and Its application for designing components of primitive reversible/quantum ALU. In: Fifth International Conference on Information, Communications and Signal Processing, 2005 Thapliyal H, Srinivas MB (2005) Novel reversible `TSG’ Gate and Its application for designing components of primitive reversible/quantum ALU. In: Fifth International Conference on Information, Communications and Signal Processing, 2005
go back to reference Toffoli T (1980) Reversible computing. MIT Lab for Computer Science, Tech Memo MIT/LCS/TM-151, 1980 Toffoli T (1980) Reversible computing. MIT Lab for Computer Science, Tech Memo MIT/LCS/TM-151, 1980
go back to reference Vankamamidi V, Ottavi M, Lombardi F (2008) Two-dimensional schemes for clocking/timing of QCA circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 27(1):34–44MATHCrossRef Vankamamidi V, Ottavi M, Lombardi F (2008) Two-dimensional schemes for clocking/timing of QCA circuits. IEEE Trans Comput Aided Des Integr Circuits Syst 27(1):34–44MATHCrossRef
go back to reference Vasudevan DP, Lala PK, Di J, Parkerson JP (2006) Reversible-logic design with online testability. IEEE Trans Instr Meas 55(2):406–414CrossRef Vasudevan DP, Lala PK, Di J, Parkerson JP (2006) Reversible-logic design with online testability. IEEE Trans Instr Meas 55(2):406–414CrossRef
go back to reference Walus K, Dysart TJ, Jullien GA (2004) QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata. IEEE Trans Nanotechnol 3(1):26–31CrossRef Walus K, Dysart TJ, Jullien GA (2004) QCADesigner: a rapid design and Simulation tool for quantum-dot cellular automata. IEEE Trans Nanotechnol 3(1):26–31CrossRef
go back to reference Wang R et al (2016) Effect of a clock system on bis-ferrocene molecular QCA. IEEE Trans Nanotechnol 15(4):574–582CrossRef Wang R et al (2016) Effect of a clock system on bis-ferrocene molecular QCA. IEEE Trans Nanotechnol 15(4):574–582CrossRef
go back to reference Zhirnov VV, Cavin RK, Hutchby JA, Bourianoff GI (2003) Limits to binary logic switch scaling—a Gedaken model. Proc IEEE 91(11):1934–1939CrossRef Zhirnov VV, Cavin RK, Hutchby JA, Bourianoff GI (2003) Limits to binary logic switch scaling—a Gedaken model. Proc IEEE 91(11):1934–1939CrossRef
Metadata
Title
Toffoli Netlist and QCA implementations for existing four variable reversible gates: a comparative analysis
Authors
Mahamuda Sultana
Ayan Chaudhuri
Diganta Sengupta
Atal Chaudhuri
Publication date
31-07-2018
Publisher
Springer Berlin Heidelberg
Published in
Microsystem Technologies / Issue 5/2019
Print ISSN: 0946-7076
Electronic ISSN: 1432-1858
DOI
https://doi.org/10.1007/s00542-018-4065-1

Other articles of this Issue 5/2019

Microsystem Technologies 5/2019 Go to the issue