Skip to main content
Top
Published in: Microsystem Technologies 5/2020

08-11-2019 | Technical Paper

A 4 bit highly energy and area efficient SC SAR ADC based on a combinational technique with reduced reset energy

Authors: Pranati Ghoshal, Chanchal Dey, Sunit Kumar Sen

Published in: Microsystem Technologies | Issue 5/2020

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

A combinational method, based on hybrid and junction splitting techniques, is used to realize a 4 bit high energy efficient SC SAR ADC. The hybrid switching scheme is very energy efficient in which the first three comparison cycles do not consume any energy. In junction split technique, the total value of capacitors does not remain constant. Rather capacitors are appended as bits are being determined successively. The present method combines the features of these two methods to realize an even more energy efficient SC SAR ADC. Reset energy, in some cases, can seriously impact the overall efficiency of a SC SAR ADC. A study has been made about the normal reset energy and two step reset energy for the different cases. A table has been drawn to show the overall energy efficiency for normal conversion, conversion with single step reset and lastly conversion with two step reset for all the architectures.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
go back to reference Akbari M, Nazari M, Hashemipour O, Lee K-S (2019b) Energy-efficient and area-efficient switching schemes for SAR ADCs. In: IEEE International midwest symposium on circuits and systems—MWSCAS 2019, USA Akbari M, Nazari M, Hashemipour O, Lee K-S (2019b) Energy-efficient and area-efficient switching schemes for SAR ADCs. In: IEEE International midwest symposium on circuits and systems—MWSCAS 2019, USA
go back to reference Chang AHT (2013) Low-power high-performance SAR ADC with redundancy and digital background calibration. Doctorate of Philosophy Dissertation, MIT, 2013 Chang AHT (2013) Low-power high-performance SAR ADC with redundancy and digital background calibration. Doctorate of Philosophy Dissertation, MIT, 2013
go back to reference Ding R, Dong S, Liu S, Sun D, Zhu Z (2019a) A novel split capacitor array switching scheme with proportional coefficient for SAR ADC. Analog Integr Circ Sig Process 98(3):597–605CrossRef Ding R, Dong S, Liu S, Sun D, Zhu Z (2019a) A novel split capacitor array switching scheme with proportional coefficient for SAR ADC. Analog Integr Circ Sig Process 98(3):597–605CrossRef
go back to reference Ghoshal P, Dey C, Sen SK (2019) A 4 bit combinational hybrid-junction splitting technique for realization of an energy efficient SC SAR ADC. In: IEEE Conference, OPTRONIX, 2019 Ghoshal P, Dey C, Sen SK (2019) A 4 bit combinational hybrid-junction splitting technique for realization of an energy efficient SC SAR ADC. In: IEEE Conference, OPTRONIX, 2019
go back to reference Ginsberg BP, Chandrakasan AP (2005) An energy-efficient charge recycling approach for a SAR converter with capacitive DAC. In: Proceedings of IEEE international symposium on circuits and systems, ISCAS, vol 1, pp 184–187, 2005 Ginsberg BP, Chandrakasan AP (2005) An energy-efficient charge recycling approach for a SAR converter with capacitive DAC. In: Proceedings of IEEE international symposium on circuits and systems, ISCAS, vol 1, pp 184–187, 2005
go back to reference Ginsberg BP, Chandrakasan AP (2007) 500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC. IEEE J Solid State Circuits 42(4):739–747CrossRef Ginsberg BP, Chandrakasan AP (2007) 500-MS/s 5-bit ADC in 65-nm CMOS with split capacitor array DAC. IEEE J Solid State Circuits 42(4):739–747CrossRef
Metadata
Title
A 4 bit highly energy and area efficient SC SAR ADC based on a combinational technique with reduced reset energy
Authors
Pranati Ghoshal
Chanchal Dey
Sunit Kumar Sen
Publication date
08-11-2019
Publisher
Springer Berlin Heidelberg
Published in
Microsystem Technologies / Issue 5/2020
Print ISSN: 0946-7076
Electronic ISSN: 1432-1858
DOI
https://doi.org/10.1007/s00542-019-04672-0

Other articles of this Issue 5/2020

Microsystem Technologies 5/2020 Go to the issue