Skip to main content
Top
Published in: Microsystem Technologies 9/2017

02-01-2016 | Technical Paper

Low temperature solid–liquid interdiffusion wafer and die bonding based on PVD thin Sn/Cu films

Authors: Sylvain Lemettre, Seonho Seok, Nathalie Isac, Johan Moulin, Alain Bosseboeuf

Published in: Microsystem Technologies | Issue 9/2017

Log in

Activate our intelligent search to find suitable subject content or patents.

search-config
loading …

Abstract

Cu–Sn intermetallic diffusion has been studied with thin Sn and Cu films deposited by physical vapor deposition. It was found that annealing time is critical to the interdiffusion of copper and tin, leading to the formation of Cu6Sn5 and Cu3Sn phases at temperatures of interest. Based on this observation, test wafer bonding have been implemented at 320 and 250 °C with sealing pressures of 0.6, 2, 4, 6 and 10 MPa. The experiments emphasized the importance of the sealing pressure and the existence of a sealing pressure threshold for the success of the bonding. When the sealing pressure was superior to that threshold, at 250 °C a thin (<4 µm) bonded Cu/Cu3Sn/Cu joint was obtained, with none of the voiding defects previously reported by using electroplating.

Dont have a licence yet? Then find out more about our products and how to get one now:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literature
go back to reference Borgesen P, Yin L, Kondos P (2011) Assessing the risk of ‘‘Kirkendall voiding’’ in Cu3Sn. Microelectron Reliab 51:837–846CrossRef Borgesen P, Yin L, Kondos P (2011) Assessing the risk of ‘‘Kirkendall voiding’’ in Cu3Sn. Microelectron Reliab 51:837–846CrossRef
go back to reference Chia PY, Haseeb ASMA (2014) Intermixing reactions in electrodeposited Cu/Sn and Cu/Ni/Sn multilayer interconnects during room temperature and high temperature aging. J Mater Sci Mater Electron 26(1):294–299CrossRef Chia PY, Haseeb ASMA (2014) Intermixing reactions in electrodeposited Cu/Sn and Cu/Ni/Sn multilayer interconnects during room temperature and high temperature aging. J Mater Sci Mater Electron 26(1):294–299CrossRef
go back to reference Flötgen C, Pawlak M, Pabo E, van de Wiel HJ, Hayes GR, Dragoi V (2014) Wafer bonding using Cu–Sn intermetallic bonding layers. Microsyst Technol 20(4–5):653–662CrossRef Flötgen C, Pawlak M, Pabo E, van de Wiel HJ, Hayes GR, Dragoi V (2014) Wafer bonding using Cu–Sn intermetallic bonding layers. Microsyst Technol 20(4–5):653–662CrossRef
go back to reference Gerlach A, Keller W, Schulz J, Schumacher K (2001) Gaz permeability of adhesives and their application for hermetic packaging of microcoponents. Microsyst Technol 7(1):17–22CrossRef Gerlach A, Keller W, Schulz J, Schumacher K (2001) Gaz permeability of adhesives and their application for hermetic packaging of microcoponents. Microsyst Technol 7(1):17–22CrossRef
go back to reference Kim JY, Yu J (2008) Effects of residual impurities in electroplated Cu on the Kirkendall void formation during soldering. Appl Phys Lett 92:092109CrossRef Kim JY, Yu J (2008) Effects of residual impurities in electroplated Cu on the Kirkendall void formation during soldering. Appl Phys Lett 92:092109CrossRef
go back to reference Luu T-T, Duan A, Aasmundtveit KE, Hoivik N (2013) Optimized Cu–Sn wafer-level bonding using intermetallic phase characterization. J Electron Mater 42(12):3582–3592CrossRef Luu T-T, Duan A, Aasmundtveit KE, Hoivik N (2013) Optimized Cu–Sn wafer-level bonding using intermetallic phase characterization. J Electron Mater 42(12):3582–3592CrossRef
go back to reference Murugesan M, Ohara Y, Fukushima T, Tanaka T, Koyanagi M (2012) Low-resistance Cu–Sn electroplated-evaporated microbumps for 3D chip stacking. J Electron Mater 41(4):720–729CrossRef Murugesan M, Ohara Y, Fukushima T, Tanaka T, Koyanagi M (2012) Low-resistance Cu–Sn electroplated-evaporated microbumps for 3D chip stacking. J Electron Mater 41(4):720–729CrossRef
go back to reference Suni T, Xu H, Vuorinen V, Heikkinen H, Vähänen S, Jaakkola A, Monnoyer P, Paulasto-Kröckel M (2013) Wafer-level AuSn and CuSn bonding for MEMS encapsulation. In: Proceedings of the IEEE European microelectronics packaging Conference (EMPC). Grenoble, France, pp 1–5 Suni T, Xu H, Vuorinen V, Heikkinen H, Vähänen S, Jaakkola A, Monnoyer P, Paulasto-Kröckel M (2013) Wafer-level AuSn and CuSn bonding for MEMS encapsulation. In: Proceedings of the IEEE European microelectronics packaging Conference (EMPC). Grenoble, France, pp 1–5
go back to reference van de Wiel HJ, Vardoy A-SB, Hayes G, Fischer HR, Lapadatu A, Taklo MMV (2012) Characterization of hermetic wafer-level Cu–Sn SLID bonding. In: Proceedings of the IEEE electronic system-integration technology conference (ESTC). Amsterdam, Netherlands, pp 1–7 van de Wiel HJ, Vardoy A-SB, Hayes G, Fischer HR, Lapadatu A, Taklo MMV (2012) Characterization of hermetic wafer-level Cu–Sn SLID bonding. In: Proceedings of the IEEE electronic system-integration technology conference (ESTC). Amsterdam, Netherlands, pp 1–7
go back to reference van de Wiel HJ, Vardoy A-SB, Hayes G, Kouters MHM, van der Waal A et al. (2013) Systematic characterization of key parameters of hermetic wafer-level Cu–Sn SLID bonding. In: Proceedings of the IEEE European microelectronics packaging conference (EMPC). Grenoble, France, pp 1–6 van de Wiel HJ, Vardoy A-SB, Hayes G, Kouters MHM, van der Waal A et al. (2013) Systematic characterization of key parameters of hermetic wafer-level Cu–Sn SLID bonding. In: Proceedings of the IEEE European microelectronics packaging conference (EMPC). Grenoble, France, pp 1–6
go back to reference Welch WC, Najafi K (2007) Nickel–Tin transient liquid phase (TLP) wafer bonding for MEMS vacuum packaging. In: Proceedings of the solid-state sensors, actuators and microsystems conference. Lyon, France, pp 1327–1328 Welch WC, Najafi K (2007) Nickel–Tin transient liquid phase (TLP) wafer bonding for MEMS vacuum packaging. In: Proceedings of the solid-state sensors, actuators and microsystems conference. Lyon, France, pp 1327–1328
go back to reference Welch WC, Najafi K (2008) Gold-indium transient liquid phase (TLP) wafer bonding for MEMS vacuum packaging. In: Proceedings of the IEEE 21st international conference on micro electro mechanical systems. Tucson, USA, pp 806–809 Welch WC, Najafi K (2008) Gold-indium transient liquid phase (TLP) wafer bonding for MEMS vacuum packaging. In: Proceedings of the IEEE 21st international conference on micro electro mechanical systems. Tucson, USA, pp 806–809
go back to reference Xu H, Broas M, Dong H, Vuorinen V, Suni T, Vahanen S, Monnoyer P, Paulasto-Krockel M (2013) Reliability of wafer-level SLID bonds for MEMS encapsulation. In: Proceedings of the IEEE European microelectronics packaging conference (EMPC). Grenoble, France, pp 1–6 Xu H, Broas M, Dong H, Vuorinen V, Suni T, Vahanen S, Monnoyer P, Paulasto-Krockel M (2013) Reliability of wafer-level SLID bonds for MEMS encapsulation. In: Proceedings of the IEEE European microelectronics packaging conference (EMPC). Grenoble, France, pp 1–6
go back to reference Yoon SW, Arbor A (2014) Improvements of long term bondline reliability of power electronics operating at high temperatures. US patent No. 8 814 030 B2, 26th August 2014 Yoon SW, Arbor A (2014) Improvements of long term bondline reliability of power electronics operating at high temperatures. US patent No. 8 814 030 B2, 26th August 2014
go back to reference Yu C, Yang Y, Chen J, Xu J, Chen J, Lu H (2014) Effect of deposit thickness during electroplating on Kirkendall voiding at Sn/Cu joints. Mater Lett 128:9–11CrossRef Yu C, Yang Y, Chen J, Xu J, Chen J, Lu H (2014) Effect of deposit thickness during electroplating on Kirkendall voiding at Sn/Cu joints. Mater Lett 128:9–11CrossRef
Metadata
Title
Low temperature solid–liquid interdiffusion wafer and die bonding based on PVD thin Sn/Cu films
Authors
Sylvain Lemettre
Seonho Seok
Nathalie Isac
Johan Moulin
Alain Bosseboeuf
Publication date
02-01-2016
Publisher
Springer Berlin Heidelberg
Published in
Microsystem Technologies / Issue 9/2017
Print ISSN: 0946-7076
Electronic ISSN: 1432-1858
DOI
https://doi.org/10.1007/s00542-015-2784-0

Other articles of this Issue 9/2017

Microsystem Technologies 9/2017 Go to the issue