With the goal to make the wireless sensor network nodes small in size, light in weight, cheap in cost, as well as low in power consumption, projects have been carried out to study the hardware and software co-design and to develop sensor node SOC technology. We have proposed a general “sensor node on a chip” approach, namely EasiSOC, with two typical SOC architectures for different application areas. The first architecture of sensor node supports basic functionalities which performs relatively simple tasks with fixed routines. The second architecture of sensor node favors complex functionalities and advanced jobs. Current research progresses on the development of the first SOC structures are also introduced.
Weitere Kapitel dieses Buchs durch Wischen aufrufen
- EasiSOC: Towards Cheaper and Smaller
- Springer Berlin Heidelberg
Neuer Inhalt/© ITandMEDIA