Skip to main content

2013 | OriginalPaper | Buchkapitel

16. Error Detection and Correction in Embedded Memories Using Cyclic Code

verfasst von : S. M. Sunita, V. S. Kanchana Bhaaskaran, Deepakakumar Hegde, Pavan Dhareshwar

Erschienen in: Proceedings of International Conference on VLSI, Communication, Advanced Devices, Signals & Systems and Networking (VCASAN-2013)

Verlag: Springer India

Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.

search-config
loading …

Abstract

The test cost and yield improvement are the major factors in the era of rapidly growing memory density and capacity. The Error-Correcting Codes (ECC) is widely used to detect and correct errors in memories. The Cyclic codes are one such code which belongs to the class of ECC with algebraic structure. This paper describes the algorithm and the memory architecture required to implement error detection and correction using cyclic code. It also presents a brief comparison between the single error correction technique based on cyclic code and another single error correction technique with code based on Reed–Muller matrix. These results are also compared with a multiple error correction technique based on modified matrix code. The results validate that cyclic codes have 80 % and 90 % lesser area, 90 and 50 % more correction efficiency when compared to the code based on Reed–Muller matrix and modified matrix codes, respectively, and around 45 % less delay when compared to the two codes.

Sie haben noch keine Lizenz? Dann Informieren Sie sich jetzt über unsere Produkte:

Springer Professional "Wirtschaft+Technik"

Online-Abonnement

Mit Springer Professional "Wirtschaft+Technik" erhalten Sie Zugriff auf:

  • über 102.000 Bücher
  • über 537 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Finance + Banking
  • Management + Führung
  • Marketing + Vertrieb
  • Maschinenbau + Werkstoffe
  • Versicherung + Risiko

Jetzt Wissensvorsprung sichern!

Springer Professional "Technik"

Online-Abonnement

Mit Springer Professional "Technik" erhalten Sie Zugriff auf:

  • über 67.000 Bücher
  • über 390 Zeitschriften

aus folgenden Fachgebieten:

  • Automobil + Motoren
  • Bauwesen + Immobilien
  • Business IT + Informatik
  • Elektrotechnik + Elektronik
  • Energie + Nachhaltigkeit
  • Maschinenbau + Werkstoffe




 

Jetzt Wissensvorsprung sichern!

Literatur
1.
Zurück zum Zitat Shivkumar P, Kristler M, Keckler SW, Burger D, Alvisi L (2002) Modeling the effect of technology trends on the soft error rate of combinational logic. In: Proceedings of the international conference on dependable systems and networks, pp 389–398 Shivkumar P, Kristler M, Keckler SW, Burger D, Alvisi L (2002) Modeling the effect of technology trends on the soft error rate of combinational logic. In: Proceedings of the international conference on dependable systems and networks, pp 389–398
2.
Zurück zum Zitat Hazucha P, Svenson C (2000) Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Trans Nucl Sci 47(6):2586–2594 Hazucha P, Svenson C (2000) Impact of CMOS technology scaling on the atmospheric neutron soft error rate. IEEE Trans Nucl Sci 47(6):2586–2594
3.
Zurück zum Zitat Satoh S, Tosaka Y, Wender SA (2000) Geometric effect of multiple-bit soft errors induced by cosmic-ray neutrons on DRAMs. In: Proceedings of IEEE international electronic device meeting, pp 310–312, Jun 2000 Satoh S, Tosaka Y, Wender SA (2000) Geometric effect of multiple-bit soft errors induced by cosmic-ray neutrons on DRAMs. In: Proceedings of IEEE international electronic device meeting, pp 310–312, Jun 2000
4.
Zurück zum Zitat Makhira A et al (2000) Analysis of single-ion multiple-bit upset in high-density DRAMS. IEEE Trans Nucl Sci 47(6):2400–2404 Makhira A et al (2000) Analysis of single-ion multiple-bit upset in high-density DRAMS. IEEE Trans Nucl Sci 47(6):2400–2404
5.
Zurück zum Zitat Sunita MS, Kanchana Bhaaskaran VS (2013) Matrix code based multiple error correction technique for n-bit memory data. Int JVLSI Des Commun Syst (VLSICS) 4(1):29–37 Sunita MS, Kanchana Bhaaskaran VS (2013) Matrix code based multiple error correction technique for n-bit memory data. Int JVLSI Des Commun Syst (VLSICS) 4(1):29–37
6.
Zurück zum Zitat Hsiao MY (1970) A class of optimal minimum odd-weight-column SEC-DED codes. IBM J Res Dev 14:395–401CrossRef Hsiao MY (1970) A class of optimal minimum odd-weight-column SEC-DED codes. IBM J Res Dev 14:395–401CrossRef
7.
Zurück zum Zitat Dutta A, Touba NA (2007) Multiple bit upset tolerant memory using a selective cycle avoidance based SEC-DED-DAEC code. In: Proceedings of IEEE VLSI test symposium (VTS) Dutta A, Touba NA (2007) Multiple bit upset tolerant memory using a selective cycle avoidance based SEC-DED-DAEC code. In: Proceedings of IEEE VLSI test symposium (VTS)
8.
Zurück zum Zitat Houghton AD (1997) The engineer’s error coding handbook. Chapman and Hall, London, UK Houghton AD (1997) The engineer’s error coding handbook. Chapman and Hall, London, UK
9.
Zurück zum Zitat Reddy SM (1978) A class of linear codes for error control in byte-per-package organized memory systems. IEEE Trans Comput C-27:455–458 Reddy SM (1978) A class of linear codes for error control in byte-per-package organized memory systems. IEEE Trans Comput C-27:455–458
10.
Zurück zum Zitat Chen CL (1983) Error correcting codes with byte error detection capability. IEEE Trans Comput C-32:615–621 Chen CL (1983) Error correcting codes with byte error detection capability. IEEE Trans Comput C-32:615–621
11.
Zurück zum Zitat Khalid F (2011) Design error detection and correction system based on Reed_Muller matrix for memory protection. Int J Comput Appl 34(8):42–48 Khalid F (2011) Design error detection and correction system based on Reed_Muller matrix for memory protection. Int J Comput Appl 34(8):42–48
13.
Zurück zum Zitat Argryides C, Pradhan DK, Kocak T (2011) Matrix codes for reliable and cost efficient memory chips. IEEE Trans VLSI Syst 19:420–428CrossRef Argryides C, Pradhan DK, Kocak T (2011) Matrix codes for reliable and cost efficient memory chips. IEEE Trans VLSI Syst 19:420–428CrossRef
Metadaten
Titel
Error Detection and Correction in Embedded Memories Using Cyclic Code
verfasst von
S. M. Sunita
V. S. Kanchana Bhaaskaran
Deepakakumar Hegde
Pavan Dhareshwar
Copyright-Jahr
2013
Verlag
Springer India
DOI
https://doi.org/10.1007/978-81-322-1524-0_16