Anzeige
Erschienen in:
2020 | OriginalPaper | Buchkapitel
Implementation of Scan Logic and Pattern Generation for RTL Design
verfasst von : R. Madhura, M. J. Shantiprasad
Erschienen in: New Trends in Computational Vision and Bio-inspired Computing
Verlag: Springer International Publishing
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Abstract
This paper presents test logic insertion and pattern generation for RTL designs. Test logic is the circuitry that the tool adds to improve the testability of design. Some of the memory elements in the design do not have controllability on clocks and resets. Our proposed work implements scan logic to have controllability and observability on each and every node of the design and adopted EDT technique to generate patterns with improved compression of scan test data and reduction in test time by controlling a large number of internal scan chains using small number of scan channels. Experimental results confirm that the proposed approach can significantly reduce test cost and test time with maximum possible fault and test coverage with ATPG effectiveness.