2015 | OriginalPaper | Buchkapitel
Novel Designs for Memory Checkers Using Semantics and Digital Sequential Circuits
verfasst von : Mohamed A. El-Zawawy
Erschienen in: Computational Science and Its Applications -- ICCSA 2015
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
Memory safety breaches have been main tools in many of the latest security vulnerabilities. Therefore memory safety is critical and attractive property for any piece of code. Separation logic can be realized as a mathematical tool to reason about memory safety of programs. An important technique for modern parallel programming is multithreading. For a multi-threaded model of programming (
Core-Par-C
), this paper introduces an accurate semantics which is employed to mathematically prove the undecidability of memory-safety of
Core-Par-C
programs. The paper also proposes a design for a hardware to act as an efficient memory checker against memory errors.