Anzeige
Erschienen in:
2012 | OriginalPaper | Buchkapitel
Very Short Critical Path Implementation of AES with Direct Logic Gates
verfasst von : Kenta Nekado, Yasuyuki Nogami, Kengo Iokibe
Erschienen in: Advances in Information and Computer Security
Verlag: Springer Berlin Heidelberg
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
A lot of improvements and optimizations for the hardware implementation of AES algorithm have been reported. These reports often use, instead of arithmetic operations in the AES original
$\mathbb{F}_{2^8}$
, those in its isomorphic tower field
$\mathbb{F}_{((2^{2})^{2})^2}$
and
$\mathbb{F}_{(2^4)^2}$
. This paper focuses on
$\mathbb{F}_{(2^4)^2}$
which provides higher–speed arithmetic operations than
$\mathbb{F}_{((2^{2})^{2})^2}$
. In the case of adopting
$\mathbb{F}_{(2^4)^2}$
, not only high–speed arithmetic operations in
$\mathbb{F}_{(2^4)^2}$
but also high–speed basis conversion matrices from the
$\mathbb{F}_{2^8}$
to
$\mathbb{F}_{(2^4)^2}$
should be used. Thus, this paper improves arithmetic operations in
$\mathbb{F}_{(2^4)^2}$
with
Redundantly Represented Basis
(RRB), and provides basis conversion matrices with
More Miscellaneously Mixed Bases
(MMMB).