2013 | OriginalPaper | Buchkapitel
Efficient Vector Implementations of AES-Based Designs: A Case Study and New Implemenations for Grøstl
verfasst von : Severin Holzer-Graf, Thomas Krinninger, Martin Pernull, Martin Schläffer, Peter Schwabe, David Seywald, Wolfgang Wieser
Erschienen in: Topics in Cryptology – CT-RSA 2013
Verlag: Springer Berlin Heidelberg
Aktivieren Sie unsere intelligente Suche, um passende Fachinhalte oder Patente zu finden.
Wählen Sie Textabschnitte aus um mit Künstlicher Intelligenz passenden Patente zu finden. powered by
Markieren Sie Textabschnitte, um KI-gestützt weitere passende Inhalte zu finden. powered by
In this paper we evaluate and improve different vector implementation techniques of AES-based designs. We analyze how well the T-table, bitsliced and bytesliced implementation techniques apply to the SHA-3 finalist
Grøstl
. We present a number of new
Grøstl
implementations that improve upon many previous results. For example, our fastest ARM NEON implementation of
Grøstl
is 40% faster than the previously fastest ARM implementation. We present the first Intel AVX2 implementations of
Grøstl
, which require 40% less instructions than previous implementations. Furthermore, we present ARM Cortex-M0 implementations of
Grøstl
that improve the speed by 55% or the memory requirements by 15%.